臺灣博碩士論文加值系統

本論文主要研究位於Ku-Band及寬頻低雜訊放大器。第一部分是設計一個Ku-Band(12GHz-18GHz)低雜訊放大器(Low Noise Amplifier , LNA)，主要的電路架構使用兩級串接式(cascade)連接，串接放大器具有高增益的優點，輸入端與輸出端皆使用電容與電感做為輸入阻抗匹配與輸出阻抗匹配。此放大器之增益模擬結果為17.4~14.2dB，輸入返回損耗為-15.6~-10.7dB，輸出返回損耗為-14.7~-23.9dB，反向隔離度為-37.3~-37.9dB，雜訊指數為2.6~2.9dB。
第二部分，除採用串接式的架構及在前端使用電容、電感、電阻，去實現輸入阻抗匹配之外，並利用電容與電阻形成回授。此回授能夠增加放大器穩定度。而電感能夠使Vgs在直流時工作再逆向偏壓。兩級間並使用一顆耦合電容C2防止兩級互相影響彼此工之作點。此放大器之增益模擬結果為7.8~12.1dB，輸入返回損耗為-10.9~-11.6dB，輸出返回損耗為-2.6~-27.4dB，反向隔離度為-36~-27.4 dB，雜訊指數為2.815~2.494dB。兩級電壓源3V時，消耗功率分別為125mW及207.5mW。

In this thesis, the research focused on the designs of the Low Noise Amplifier realized on Ku-band and Wideband.
The first part is to design a Low Noise Amplifier (LNA) At Ku-Band (12GHz-18GHz). The main architecture of circuit is cascaded circuit. The cascade architecture was employed to achieve high gain. Capacitors and inductors were adopted to realize the input and output matching networks. The Low Noise Amplifier achieve the following simulation results gain -17.3~-14.2 dB, input return loss -15.6~-10.7 dB, output return loss-14.7~-23.9dB, isolation -37.3~-37.9 dB, and noise figure 2.6~2.9dB. Voltage sources of 1.6V and 1.9V applied with power consumption 167.4mW and 205.2mW respectively.

The second part main architecture of circuit still uses the cascade circuit. In addition to adopt capacitors and inductors and resistance to realize the input impedance matching, the capacitors and resistance Constitute feedback circuit. The feedback can to improve the stability and the inductors make V_gs applied with reverse bias under direct current condition. Between two stages use a coupling capacitor C_2 to prevent the interfering the operating point of each other. The Low Noise Amplifier achieve the following simulation results gain 7.8~12.1 dB, input return loss -10.9~-11.6 dB, output return loss-2.6~-27.4dB,isolation-36~-27.4dB and noise figure2.815~2.494dB. A voltage source of 3V and 3V is applied to both stages with power consumption125mW and 207.5mW respectively.

摘要.... i
Abstract.... ii
誌謝.... iii
目錄....iv
表目錄.... vi
圖目錄.... vii
第一章 緒論.... 1
1.1研究背景.... 1
1.2研究目的.... 2
1.3章節介紹.... 3
第二章 基本原理.... 4
2.1 簡介.... 4
2.2 雜訊指數(Noise Figure).... 4
2.2.1 熱雜訊(Thermal Noise).... 4
2.2.2 閃爍雜訊(Flicker Noise).... 5
2.2.3 散射雜訊(Shot Noise).... 6
2.2.4 雜訊指數(Noise Figure, NF).... 6
2.2.5 等效雜訊溫度.... 7
2.2.6 多級放大電路之雜訊計算.... 10
2.3 穩定度(Stability).... 11
2.4 散射參數(Scatter-parameters).... 13
2.5 線性度(Linearity).... 14
2.5.1 1dB 增益壓縮點.... 14
2.5.2 第三階截止功率 IIP3.... 16
2.6 基本放大器架構種類.... 17
2.6.1 回授式放大器(Feedback Amplifier).... 17
2.6.2 電流在利用式電路架構.... 17
2.6.3 源極電感退化式寬頻放大器(inductive source degeneration Amplifier).... 18
2.6.4 平衡式放大器(Balance Amplifier).... 19
2.6.5 散佈式放大器(Distributed Amplifier).... 19
第三章 Ku-band低雜訊放大器設計.... 21
3.1簡介.... 21
3.2預計規格與流程.... 21
3.3電路基本架構.... 23
3.4整體電路架構與佈局圖.... 24
3.5模擬結果.... 26
3.6量測結果.... 31
3.7結果與討論.... 36
第四章 寬頻低雜訊放大器設計.... 37
4.1簡介.... 37
4.2電路基本架構 ....38
4.3整體電路架構與佈局圖 ....39
4.4模擬結果.... 41
4.5量測結果.... 46
4.6結果與討論.... 51
第五章 結論與未來展望.... 52
參考文獻 ....53
Extended Abstract.... 55
簡歷(CV).... 58

[1]沈宏軒，“20與60GHz CMOS收發開關及3-10GHz超寬頻低雜訊放大器之研究設計”，國立成功大學電腦與通信工程研究所碩士論文，2009年7月。
[2]劉根龍，“超寬頻低雜訊放大器之設計”，大同大學電機工程研究所碩士論文，2009 年7月。
[3]劉大成，“使用電流重複利用之超寬頻低雜訊放大器設計”，國立雲林科技大學電子工程碩士班論文，2011年6月。
[4]K. W. Chang, H. Wang, G. Shreve, J. Harrison, M. Core, A. Paxton, M. Yu, C. H. Chen, and G. S. Dow, “Forward looking automotive radar using a W-band single-chip transceiver,” IEEE Trans. Microwave Theory Tech., pt.2, vol. 43, pp. 1659-1668, 1995.
[5]J. G. Kim, S. H. Sim, S. Cheon, and S. Hong, “24 GHz Circularly polarized Doppler radar with a single antenna,” IEEE European Microwave Conference, vol.2, pp. 4-6 Oct. 2005.
[6]翁敏航，“射頻被動元件設計”，東華書局，2006年。
[7]T. H. Lee, “The Design of CMOS Radio-Frequency Integrated Circuits,” Cambridge UniversityPress,2004.
[8]葉宗原，“使用共閘極架構之超寬頻低雜訊放大器設計”，國立雲林科技大學電子工程系，2009年6月。
[9]張盛富、張嘉展，“無線射頻晶片模組設計”，全華圖書股份有限公司，2007年。
[10]S. S. Mohan, M. D. M. Hershenson, S. P. Boyd, and T. H. Lee, “Bandwidth Extension in COMS with Optimized On-Chip Inductors,” IEEE Journal of Solid-State Circuits, Vol. 35 No. 3, pp. 346-355. March 2000.
[11]袁杰，“高頻電路分析與設計”，全威圖書有限公司，1997年。
[12]David M. Pozar, “Microwave Engineering-3rd,” John Wiley & Sons, Inc,2005.
[13]G. Gonzalez, “Microwave Transistor Amplifier-Analysis and Design,2ndEd.” Prentice Hall, Inc., 1984.
[14]本成和彥，“無線通訊射頻晶片模組設計”，全華圖書股份有限公司，1997年。
[15]Ian Hickman, “Practical RF Handbook,” Fourth Ed. Elsevier Ltd., 2006.
[16]B. Razavi, “RF Microelectronics,” Prentice-Hall, 1997.
[17]G. Gonzales, “Microwave transistor amplifiers analysis and design,” Second Ed, 1986. Prentice-Hall, 1997.
[18]A. N. Ragheb, G. A. Fahmy, I. Ashour, and A. Ammar, “A 3.1-10.6 GHz Low Power High Gain UWB LNA Using Current Reuse Technique,” IEEE International Conference on Intelligent and Advance Systems(ICIAS), pp.741-744. 2012.
[19]M. Kaltiokallio, J. Kaukovuori, and J. Ryynanen, “Analysis of different feedback topologies to LNA input matching,” IEEE European Conference on Circuit Theory and Design, pp. 68-71, 2007.
[20]G. R. Aiello and G. D. Rogerson, “Ultra-wideband wireless systems,” IEEE Microwave Magazine, vol. 4, pp. 36-47, Feb. 2003.
[21]M. P. Wylie-Green, P. A. Ranta, and J. Salokannel, “Multi-bandOFDM UWB solution for IEEE 802.15.3a WPANs,” Advances inWired and Wireless Communication, 2005 IEEE/SarnoffSymposium,pp. 102–105, April 2005.
[22]R. M. Weng, C. Y. Liu, and P. C. Lin, “A Low Power Full-Band Low Noise Amplifier forUltra-Wideband Receivers,” Tran. Micro. Thry. Tech. vol. 58, no. 8, pp. 2077-2083, Aug. 2010.
[23]K. Ehsan, K. Hojat, G. Karim, and K. Moosa, “A novel high gain two stage ultra-wide band CMOS LNA in 0.18μm technology,” 2010 5th European Conference on Circuits and Systems for Communications.pp.90-92, 2010.
[24]邱振綱，“寬頻低雜訊PHEMT射頻放大器晶片設計”，國立國立虎尾科技大學光電與材料科技研究所，2011年7月。
[25]俞彥州，“以PHEMT實現8~26GHz之寬頻低雜訊放大器設計”，國立國立虎尾科技大學電子工程系，2013年8月。
[26]M. H. Tsai, S. S. H. Hsu, “A 24 GHz Low-Noise Amplifier Using RF Junction
Varactors for Noise Optimization and CDM ESD Protection in 90 nm CMOS, ” in Microwave and Wireless Components Letters, Vol. 21, No. 7, July 2011.
[27]W. H. Cho, S. S. H. Hsu, “An Ultra-Low-Power 24 GHz Low-Noise Amplifier Using 0.13CMOS Technology,” in IEEE Microwave and WirelessComponents Letters, Vol. 20, No. 12, Dec. 2010.