|
參考文獻 [1] H. Jo, J.-U. Kang, S.-Y. Park, J.-S. Kim, and J. Lee, “FAB: Flash-aware buffer management policy for portable media players,” IEEE Trans. Consumer Electron., vol. 52, no. 2, pp. 485–493, May 2006. [2] H. Kim and S. Ahn, “BPLRU: A buffer management scheme for improving random writes in flash storage,” in Proc. 6th USENIX Conf. File Storage Technol., 2008, pp. 1–14. [3] S.-Y. Park, D. Jung, J.-U. Kang, J.-S. Kim, and J. Lee, “CFLRU: A replacement algorithm for flash memory,” in Proc. Int. Conf. Compil., Arch. Synth. Embed. Syst., 2006, pp. 234–241. [4] J. Seol, H. Shim, J. Kim, and S. Maeng, “A buffer replacement algorithm exploiting multi-chip parallelism in solid state disks,” in Proc. Int. Conf. Compil., Arch., Synth. Embed. Syst., 2009, pp. 137–146. [5] Wu, Guanying, Xubin He, and Ben Eckart. "An adaptive write buffer management scheme for flash-based ssds." ACM Transactions on Storage (TOS) 8.1 (2012). [6] L. Shi, C. J. Xue, and X. Zhou, “Cooperating write buffer cache and virtual memory management for flash memory based systems,” in Proc. 17th IEEE Real-Time Embed. Technol. Appl. Symp., Apr. 2011, pp. 147– 156. [7] "DiskSim," http://www.pdl.cmu.edu/DiskSim/. [8]L. Shi, J. Li, C. J. Xue, C. Yang, and X. Zhou, “EXLRU: A unified write buffer cache management for flash memory,” in Proc. ACM Int. Conf. Embed. Softw., 2011, pp. 339–348. [9]J.S Park, H.K Bahn and K. Koh, "Buffer Cache Management for Combined MLC and SLC Flash Memories Using both Volatile and Nonvolatile RAMs", IEEE International Conference on Embedded and Real-Time Computing Systems and Applications, pp.228-235, 2009. [10]N. Megiddo, D.S. Modha, ARC: a self-tuning, low overhead replacement cache,in: Proc. the Second USENIX Conference on File and Storage Technologies (FAST),Mar.-Apr.2003. [11]Understanding the Linux Kernel,3rd Edition: http://www.johnchukwuma.com/training/UnderstandingTheLinuxKernel3rdEdition.pdf. [12]Z. Li, P. Jin, X. Su, K. Cui, and L. Yue, “CCF-LRU: A new buffer replacement algorithm for flash memory,” IEEE Trans. Consumer Electron., vol. 55, no. 3, pp. 1351–1359, Aug. 2009. [13]J. Seol, H. Shim, J. Kim, and S. Maeng, “A buffer replacement algorithm exploiting multi-chip parallelism in solid state disks,” in Proc. Int. Conf. Compil., Arch., Synth. Embed. Syst., 2009, pp. 137–146. [14]Extending SSD Simulator to Support Shared Channel between Packages International Journal of Applied Engineering Research ISSN 0973-4562 Volume 11, Number 6 (2016) pp 3915-3919. http://www.ripublication.com [15]NADN flash memory and NOR flash memory : https://read01.com/Pa4APP.html#.WZxPbVEjGUk [16]Porkumaran Karantharaj and Arul Selvan Ramasamy RFFE: A Buffer Cache Management Algorithm for Flash-Memory-Based SSD to Improve Write Performance , in Proc IEEE. VOL. 38, NO. 3, SUMMER 2015
|