臺灣博碩士論文加值系統

隨著無線通訊系統蓬勃發展，射頻應用為了因應時代演進不斷的往高頻方向發展。無線系統對於振盪訊號的純淨度要求甚高，而鎖相迴路則可將振盪器的雜訊加以抑制，提供系統較好的相位雜訊。
本論文設計應用通訊系統之k波段頻率合成器，採用充電泵鎖相迴路來實現。由於在k波段屬於極高頻段，對於電壓控制振盪器來說寄生效應嚴重，以致於影響到輸出訊號的相位雜訊，所以本論文提出一個三倍頻電路來解決此問題，把原本應該設計於24GHz的振盪頻率降至8GHz來達到降低相位雜訊的目的。
採用 0.13μm 1P5M CMOS製程進行頻率合成器的設計、模擬和下線，其為工作頻率23.4-27.3GHz，消耗功率為77.64mw，操作電壓為1.2V。

Recently, the wireless communications are fast developing. In wireless communication systems, the high performance phase-locked loop (PLL) can provide a stable local oscillator (LO), exact frequencies, and channel switch function. In this case, the merger of a quadrature-voltage-controlled oscillator (QVCO) with a frequency tripler is designed for 24-GHz band.
This thesis presents a 24-GHz frequency synthesizer implemented with 0.13um CMOS technology. In order to produce high speed output, the frequency tripler using a sub-harmonic mixer is applied at the output stage of the oscillator. The QVCO provides the quadrature fundamental signals which are fed into the frequency tripler for frequency mixing.

誌謝 i
摘要 ii
Abstract iii
目錄 iv
圖目錄 vi
表目錄 ix
第一章 緒論 1
1.1 研究動機 1
1.2 K波段通訊系統簡介 2
1.3 論文概要 3
第二章 鎖相迴路 4
2.1 鎖相迴路基本原理 4
2.1.1 簡易式與充電式鎖相迴路 5
2.1.2 相位頻率檢測器 8
2.1.3 充電泵與迴路濾波器 10
2.1.4 電壓控制振盪器 13
2.2 頻率合成器特性分析 16
2.2.1 相位雜訊分析 16
2.2.2 參考頻率突波 19
2.3 振盪器架構與原理分析 21
2.3.1 振盪器之相位雜訊分析與抑制 22
2.3.2 四相位LC壓控振盪器 26
2.3.3 四相位壓控振盪器之相位訊與精準度分析 28
第三章 充電泵鎖相迴路系統設計與模擬 32
3.1 充電泵鎖相迴路系統分析 32
3.1.1 一階迴路濾波器 33
3.1.2 二階迴路濾波器 35
3.2 充電泵鎖相迴路系統模擬 38
第四章 次諧波混頻法三倍頻器之頻率合成器 41
4.1 簡介 41
4.2 系統架構 41
4.3 混頻器基本原理 42
4.4 內部電路架構 43
4.4.1 相位頻率檢測器 43
4.4.2 充電泵 45
4.4.3 迴路濾波器 46
4.4.4 電壓控制振盪器 47
4.4.5 除頻器 50
4.4.6 三倍頻器 53
4.5 電路模擬 55
4.6 晶片照相與電路佈局 58
4.7 文獻比較 59
4.8 量測環境考量 59
第五章 結論 61
參考文獻 62

[1] D. M. Pozar , Microwave and RF design of wireless systems, New York: John Wiley, 2001
[2]高曜煌，射頻鎖相迴路IC設計，滄海書局，2005年。
[3] IEEE Standard Letter Designations for Radar-Frequency Bands, IEEE Standard 521-2002, 2003.
[4] M. Marcus, B. Pattan, "Millimeter wave propagation; spectrum management implications", IEEE Microwave Magazine, vol. 6, no. 2, pp. 54-62, June 2005.
[5] 劉深淵、楊清淵,”鎖相迴路,” 滄海書局,2006
[6] B.Razavi, Design of Analog CMOS Integrated Circuits, 1st Edition McGraw-Hill, 2001.
[7] B.Razavi, RF Microelectronics, Second Ed., Pearson Education International, Dec.2011.
[8] Mark Van Paemel, “Analysis of a Charge-Pump PLL: a new model,” IEEE Trans. Communications, Vol. 42,no. 7, pp. 2490-2498, July 1994.
[9] F. M. Gardner, ”Charge-Pump Phase-Lock Loops,” IEEE Trans. Communications, vol. 28, no. 5, pp. 691-700, May 1997.
[10] S. Kim, "A 960-Mb/s/pin interface for skew-tolerant bus using low-jitter PLL", IEEE J. Solid-State Circuits, vol. 32, pp. 691-700, May 1997.
[11] J. Rogers, C. Plett, F. Dai, Integrated circuit design for high-speed frequency synthesis, ARTECH HOUSE, INC. , 2006
[12] Ningbing Hou, Zhiqun Li, "Design of high performance CMOS charge pump for phase-locked loops synthesizer", Proceedings of the 15th Asia-Pacific conference on Communications, pp. 197-200, 2009.
[13] Behzad Razavi, “A Study of Phase Noise in CMOS Oscillators,” IEEE Journal of Solid-state Circuits, vol. 31, n. 3, pp. 331-343, March 1996.
[14] D. B. Leeson, “A Simple Model of Feedback Oscillator Noise Spectrum,” in Proc. of IEEE, pp. 329-330, February 1966.
[15] T.H. Lee, A. Hajimiri, "Oscillator phase noise: a tutorial", Solid-State Circuits IEEE Journal of, vol. 35, no. 3, pp. 326-336, 2000.
[16] J.J. Rael, A.A. Abidi, “Physical processes of phase noise in differential LC oscillators,” in IEEE Custom Integrated Circuits Conference, pp. 569-572, 2000.
[17] E. Hegazi, H. Sjoland, and A. A. Abidi, “A filtering technique to lower LC oscillator phase noise,” IEEE Journal of Solid-Stare Circuits, vol. 36, no. 12, pp. 1921-1930, Dec. 2001.
[18] B. Razavi, “RF Microelectronics second edition,” Pearson Education International, Dec. 2011.
[19] L. Romano, S. Levantino, A. Bonfanti, C. Samori, and A. L. Lacaita,“Phase noise and accuracy in quadrature oscillators,” in Proc. IEEE Int. Symp. Circuits and Systems (ISCAS), vol. 1, pp. 161–164. , 2004.
[20] H. Chang, X. Cao, U.K. Mishra and R.A. York, “Phase Noise in Coupled Oscillators: Theory and Experiment,” IEEE Trans. on Microwave Theory and Techniques, vol.45, no.5, pp 604-615, May 1997.
[21]J. Yuan, C. Svensson, “High speed CMOS circuit technique,” IEEE J. Solid-State Circuits, vol.24, pp 62-70, Feb. 1989.
[22] Anantha Chandrakasan; William J. Bowhill; Frank Fox “Design of High-Performance Microprocessor Circuits,” NEW York:IEEE Press,2001,p.240
[23]H.H.Chang, Design and Application of CMOS Digital/Analog Delay-Locked Loops",Ph.D. Dissertation,NTU,2004.
[24] L. Dai, R. Harjani, "CMOS switched-op-amp-based sample-and-hold circuit", IEEE Journal of Solid-State Circuits, vol. 35, pp. 109-113, 2000.
[25]P. Andreani, “A 2GHz, 17% tuning range quadrature CMOS VCO with high figure-of-merit and 0.6° phase error”, Proceedings of the 28th European Solid-State Circuits Conference, 2002. pp. 815-818, Sept. 2002.
[26] Y. Mo, E. Skafidas, R. Evans, I. Mareels, "A 40 Ghz power efficient static CML frequency divider in 0.13-µm CMOS technology for high speed millimeter-wave wireless systems", IEEE ICCSC , pp. 812-815, May 2008.
[27] A. Axholt, H. Sjöland, "A 2.25 mw inductor-less 24 ghz cml frequency divider in 90nm cmos", Circuit Theory and Design (ECCTD) 2011 20th European Conference on. IEEE, pp. 77-80, 2011.
[28]Chien-Nan Kuo, Huan-Sheng Chen, Tzu-Chao Yan, "A K-Band CMOS Quadrature Frequency Tripler Using Sub-Harmonic Mixer", IEEE Microwave and Wireless Component Letter, vol. 19, no. 12, pp. 822-824, Dec 2009.
[29]B. R. Jackson, F. Mazzilli, and C. E. Saavedra, “A frequency tripler using a subharmonic mixer and fundamental cancellation,” IEEE Trans. Microw. Theory Tech., vol. 57, no. 5, pp. 1083–1090, May 2009.
[30]Z. Zhang, Z. Chen, L. Tsui, and J. Lau, “A 930 MHz CMOS DC-offset free direct-conversion 4-FSK receiver,” in IEEE Int. Solid-State Circuits Conf., San Francisco, CA, Feb. 2001, pp. 290–291.
[31]J. F. Osorio, el. al., "A 21. 7-to-27. 8GHz 2. 6-Degrees-rms 40mW Frequency Synthesizer in 45nm CMOS for mm-Wave Communication Applications", IEEE ISSCC 2011.
[32]O. Richard, A. Siligaris, F. Badets, C. Dehos, C. Dufis, P. Busson, P. Vincent, D. Belot, P. Urard, "A 17.5-to-20.94GHz and 35-to-41.88GHz PLL in 65nm CMOS for wireless HD applications", ISSCC Dig. Tech. Papers, pp. 252-253, Feb. 2010.