|
[1] B. Murmann, ADC Performance Survey 1997-2016, Std.,2016. [Online]. Available:http://web.stanford.edu/ murmann/adcsurvey.html [2] I. Dedic, “56Gs/s ADC : Enabling 100GbE,” in 2010 Conference on OpticalFiber Communication (OFC/NFOEC), collocated National Fiber Optic Engineers Conference, March 2010, pp. 1–3. [3] P. Schvan, J. Bach, C. Falt, P. Flemke, R. Gibbins, Y. Greshishchev, N. Ben-Hamida,D. Pollex, J. Sitch, S. C. Wang, and J. Wolczanski, “A 24GS/s 6b ADC in 90nm CMOS,” in 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers, Feb 2008, pp. 544–634. [4] Y. M. Greshishchev, J. Aguirre, M. Besson, R. Gibbins, C. Falt, P. Flemke, N. Ben-Hamida, D. Pollex, P. Schvan, and S. C. Wang, “A 40gs/s 6b adc in 65nm cmos,” in 2010 IEEE International Solid-State Circuits Conference - (ISSCC), Feb 2010, pp. 390–391. [5] D. Crivelli, M. Hueda, H. Carrer, J. Zachan, V. Gutnik, M. D. Barco, R. Lopez, G. Hatcher, J. Finochietto, M. Yeo, A. Chartrand, N. Swenson, P. Voois, and O. Agazzi, “A 40nm cmos single-chip 50gb/s dp-qpsk/bpsk transceiver with electronic dispersion compensation for coherent optical channels,” in 2012 IEEE International Solid-State Circuits Conference, Feb 2012, pp. 328–330. [6] L. Kull, T. Toifl, M. Schmatz, P. A. Francese, C. Menolfi, M. Braendli, M. Kossel, T. Morf, T. M. Andersen, and Y. Leblebici, “A 90gs/s 8b 667mw 64x interleaved sar adc in 32nm digital soi cmos,” in 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC), Feb 2014, pp. 378–379. [7] S. Cai, E. Z. Tabasy, A. Shafik, S. Kiran, S. Hoyos, and S. Palermo, “A 25gs/s 6b ti binary search adc with soft-decision selection in 65nm cmos,” in 2015 Symposium on VLSI Circuits (VLSI Circuits), June 2015, pp. C158–C159. [8] Y. Duan and E. Alon, “A 6b 46gs/s adc with >23ghz bw and sparkle-code error correction,” in 2015 Symposium on VLSI Circuits (VLSI Circuits), June 2015, pp.C162–C163. [9] J. T. Wu, C. C. Huang, and C. Y. Wang, “CMOS Ultra-High-Speed Time-Interleaved ADCs,” Nyquist AD Converters, Sensor Interfaces, and Robustness (Advances in Analog Circuit Design, 2012).Chapter 5, pp. 73-96, April 2012. [10] L. R. Carley and T. Mukherjee, “High-speed low-power integrating cmos sample-and-hold amplifier architecture,” in Proceedings of the IEEE 1995 Custom Integrated Circuits Conference, May 1995, pp. 543–546. [11] S. M. Jamal, D. Fu, N. C. J. Chang, P. J. Hurst, and S. H. Lewis, “A 10-b 120-msample/s time-interleaved analog-to-digital converter with digital background calibration,” IEEE Journal of Solid-State Circuits, vol. 37, no. 12, pp. 1618–1627,Dec 2002. [12] Z. M. Lee, C. Y. Wang, and J. T. Wu, “A cmos 15-bit 125-ms/s time-interleaved adc with digital background calibration,” IEEE Journal of Solid-State Circuits, vol.42, no. 10, pp. 2149–2160, Oct 2007. [13] D. Fu, K. C. Dyer, S. H. Lewis, and P. J. Hurst, “A digital background calibration technique for time-interleaved analog-to-digital converters,” IEEE Journal of Solid-State Circuits, vol. 33, no. 12, pp. 1904–1911, Dec 1998. [14] J. Elbornsson, “Analysis, estimation and compensation of mismatch effects in a/d converters,” Ph.D. dissertation,Linkopings universitet, 2003. [15] J. Elbornsson, F. Gustafsson, and J. E. Eklund, “Blind adaptive equalization of mismatch errors in a time-interleaved a/d converter system,” IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 51, no. 1, pp. 151–158, Jan 2004. [16] S. M. Jamal, D. Fu, M. P. Singh, P. J. Hurst, and S. H. Lewis, “Calibration of sample-time error in a two-channel time-interleaved analog-to-digital converter,”IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 51, no. 1, pp.130–139, Jan 2004. [17] S. Huang and B. C. Levy, “Adaptive blind calibration of timing offset and gain mismatch for two-channel time-interleaved adcs,” IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 53, no. 6, pp. 1278–1288, June 2006. [18] S. Huang and B. C. Levy, “Blind calibration of timing offsets for four-channel time-interleaved adcs,” IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 54, no. 4, pp. 863–876, April 2007. [19] P. Satarzadeh, B. C. Levy, and P. J. Hurst, “Adaptive semiblind calibration of bandwidth mismatch for two-channel time-interleaved adcs,” IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 56, no. 9, pp. 2075–2088, Sept 2009. [20] S. Huang and B. C. Levy, “Blind calibration of timing offsets for four-channel time-interleaved adcs,” IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 54, no. 4, pp. 863–876, April 2007. [21] S. Tertinek and C. Vogel, “Reconstruction of nonuniformly sampled bandlimited signals using a differentiator-multiplier cascade,” IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 55, no. 8, pp. 2273–2286, Sept 2008. [22] P. Satarzadeh, B. C. Levy, and P. J. Hurst, “A parametric polyphase domain approach to blind calibration of timing mismatches for m-channel time-interleaved adcs,” in Proceedings of 2010 IEEE International Symposium on Circuits and Systems, May 2010, pp. 4053–4056. [23] R. S. Prendergast, B. C. Levy, and P. J. Hurst, “Reconstruction of band-limited periodic nonuniformly sampled signals through multirate filter banks,” IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 51, no. 8, pp.1612–1622, Aug 2004. [24] C. H. Law, P. J. Hurst, and S. H. Lewis, “A four-channel time-interleaved adc with digital calibration of interchannel timing and memory errors,” IEEE Journal of Solid-State Circuits, vol. 45, no. 10, pp. 2091–2103, Oct 2010. [25] H. Wei, P. Zhang, B. D. Sahoo, and B. Razavi, “An 8 bit 4 gs/s 120 mw cmos adc,”IEEE Journal of Solid-State Circuits, vol. 49, no. 8, pp. 1751–1761, Aug 2014. [26] C.-Y. Wang and J.-T. Wu, “A background timing-skew calibration technique for time-interleaved analog-to-digital converters,” IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 53, no. 4, pp. 299–303, April 2006. [27] C. C. Huang, C. Y. Wang, and J. T. Wu, “A cmos 6-bit 16-gs/s time-interleaved adc using digital background calibration techniques,” IEEE Journal of Solid-State Circuits, vol. 46, no. 4, pp. 848–858, April 2011. [28] C. Y. Wang, “Multi-phase timing skew calibration and its application to time-interleaved adcs,” Ph.D. dissertation, National Chiao-Tung University, 2010. [29] H. Jin and E. K. F. Lee, “A digital-background calibration technique for minimizing timing-error effects in time-interleaved adcs,” IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, vol. 47, no. 7, pp. 603–613, Jul 2000. [30] B. Provost and E. Sanchez-Sinencio, “On-chip ramp generators for mixed-signal bist and adc self-test,” IEEE Journal of Solid-State Circuits, vol. 38, no. 2, pp.263–273, Feb 2003. [31] M. El-Chammas and B. Murmann, “General analysis on the impact of phase-skew in time-interleaved adcs,” IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 56, no. 5, pp. 902–910, May 2009. [32] M. El-Chammas and B. Murmann, “A 12-gs/s 81-mw 5-bit time-interleaved flash adc with background timing skew calibration,” IEEE Journal of Solid-State Circuits, vol. 46, no. 4, pp. 838–847, April 2011. [33] B. Sankur and L. A. Gerhardt, “Reconstruction of signals from nonuniform samples,” in In IEEE International Conference on Communications, June 1973, pp.15.13–15.18. [34] C. R. Grace, P. J. Hurst, and S. H. Lewis, “A 12-bit 80-msample/s pipelined adc with bootstrapped digital calibration,” IEEE Journal of Solid-State Circuits, vol. 40, no. 5, pp. 1038–1046, May 2005. [35] B. Peng, H. Li, P. Lin, and Y. Chiu, “An offset double conversion technique for digital calibration of pipelined adcs,” IEEE Transactions on Circuits and SystemsII: Express Briefs, vol. 57, no. 12, pp. 961–965, Dec 2010. [36] G. Taylor and I. Galton, “A mostly-digital variable-rate continuous-time delta-sigma modulator adc,” IEEE Journal of Solid-State Circuits, vol. 45, no. 12, pp.2634–2646, Dec 2010. [37] A. Panigada and I. Galton, “A 130 mw 100 ms/s pipelined adc with 69 db sndr enabled by digital harmonic distortion correction,” IEEE Journal of Solid-State Circuits, vol. 44, no. 12, pp. 3314–3328, Dec 2009. [38] M. Gande, H. Venkatram, H. Y. Lee, J. Guerber, and U. K. Moon, “Blind calibration algorithm for nonlinearity correction based on selective sampling,” IEEE Journal of Solid-State Circuits, vol. 49, no. 8, pp. 1715–1724, Aug 2014. [39] C. W. Fan and J. T. Wu, “Jitter measurement and compensation for analog-to-digital converters,” IEEE Transactions on Instrumentation and Measurement, vol. 58, no. 11, pp. 3874–3884, Nov 2009.
|