(3.236.118.225) 您好!臺灣時間:2021/05/16 14:05
字體大小: 字級放大   字級縮小   預設字形  
回查詢結果

詳目顯示:::

我願授權國圖
: 
twitterline
研究生:李穎仁
研究生(外文):LEE, YING-REN
論文名稱:具有共時錯誤偵測能力之對數運算器設計
論文名稱(外文):The Design of Concurrent Error Detection Schemes for Logarithmic Processors
指導教授:莊作彬
指導教授(外文):JUANG, TSO-BING
口試委員:郭昭宗黃振藝莊作彬
口試委員(外文):KUO, CHAO-TSUNGHUANG, JEN-YIJUANG, TSO-BING
口試日期:2017-05-11
學位類別:碩士
校院名稱:國立屏東大學
系所名稱:資訊工程學系碩士班
學門:工程學門
學類:電資工程學類
論文種類:學術論文
論文出版年:2017
畢業學年度:105
語文別:中文
論文頁數:38
中文關鍵詞:軟錯誤共時錯誤偵測對數運算器對數乘法器
外文關鍵詞:Soft ErrorsConcurrent Error DetectionLogarithmic ProcessorsLogarithmic Multipliers
相關次數:
  • 被引用被引用:2
  • 點閱點閱:235
  • 評分評分:
  • 下載下載:0
  • 收藏至我的研究室書目清單書目收藏:0
  隨著VLSI技術及奈米科技的發展,造成了硬體裝置的縮小、電源供應的降低以及運算頻率的提升,但卻引發了軟錯誤(Soft Errors),軟錯誤是電路在運算時,線路因為單一事件的不良運作而引起的。例如電子的雜訊或是設計以及製造因素以外的外部輻射所造成的暫時錯誤。這種錯誤會引發功能異常,為了避免在過去的研究指出,可以使用具有自我檢查(Self-Checking)功能的電路可以執行原先具有的功能之外,還可以即時的偵測電路是否發生永久以及暫時的失誤。
  在本篇論文中,將先敘述對數運算單元是如何運行,並將各運算單元拆成各個小單元來做介紹,本篇論文核心根據共實錯誤偵測(CED,Concurrent Error Detection)方法提出了具有共時錯誤偵測的對數運算器以及以Log為基礎的CED乘法器,其錯誤偵測的功能為偵測兩個相同功能且不同結構的硬體是否會發生兩者為運算結果為不同的情況。
  在對數轉換公式中採用本實驗室所提出的對數轉換近似方程式[15]與對數反轉換近似方程式[17]當作原型,並推導出具有相同功能且不同架構的方程式並將這些方程式交叉組合測試,同時使用Verilog硬體描述語言來執行模組設計,並使用Synopsys公司的Design Vision TSMC 0.18-μm 進行合成的動作,分析出各種不同架構的方程式,與原著相比我們所推導出來的方程式在Delay相同的情況下可得到5.16%的面積減少,且在ADP的比較下我們的方法減少了9.03%,並且依照此架構完成CED乘法器的分析,在Delay = 10ns時,面積為62772.49444μm2。

  With the development of VLSI technology and nanotechnology, the hardware device, power supply has been reduced and the operation frequency has been improved. However, soft errors have been occurred, which are that single event occurred in which the circuit is under operation, Such as electronic noise or design and manufacturing factors other than the external radiation caused by the temporary errors.
  This error can lead to functional anomalies. In order to avoid the fact that in the past studies, it is possible to use a circuit with a self-check (self-test) function to perform the functions already available, and to detect whether the circuit is permanent and temporary Mistakes.
  In this thesis, we will first describe how the logarithmic computing unit is executed, and the arithmetic unit is split into each smaller unit for introduction. The core of this paper is based on the CED (Concurrent Error Detection) method. A logarithmic processor with total error detection and a logarithmic CED multiplier are been proposed.
  In the logarithmic conversion formula, the logarithmic conversion approximation equation [15] and the logarithmic inverse transformation approximation equation [17] proposed by our previous work are used as prototypes and the equations with the same function and different architectures are derived. Using the Verilog hardware description language to design the modules and using Synopsys Design Vision TSMC 0.18-μm for synthesizing the equations, different equations of the different
architectures were been analyzed. The derived equations are compared to the original method we can obtain 5.16% area reduction under the same circumstances, and in the ADP (Area Delay Product) reduction can achieve 9.03%. The delay and area of our proposed logarithmic multipliers with CED
ability is 10ns and 62772.49444μm2, respectively.
誌謝 I
摘要 II
Abstract III
目錄 IV
圖目錄 V
表目錄 VI

第一章 緒論 1
1.1動機與目的 2
1.2前人的作法與演變 3
1.3研究工具介紹 4
1.4論文架構 5

第二章 對數算術單元 6
2.1對數算術單元架構 6
2.2對數算數單元之重要性 7
2.3對數轉換器 9

第三章 自我錯誤偵測單元 16
3.1同位檢查加法器 16
3.2複製電路的檢查架構 17

第四章 研究方法 18
4.1對數轉換方法文獻回顧 18
4.2對數轉換器之共時錯誤偵測架構 22
4.3對數轉換近似方程式推導 23
4.4對數轉換器架構 24
4.5對數近似方程式的簡化 25
4.6對數轉換器之面積與延遲的比較與分析 26
4.7對數轉換器之誤差比較與分析 27
4.8對數反轉換器之共時錯誤偵測架構 28
4.9對數反轉換近似方法 29
4.10對數反轉換器之面積與延遲的比較與分析 31

第五章 以對數系統為基礎的CED乘法器設計 32
5.1以對數為基礎之CED乘法器設計 32
5.2 CED乘法器架構分析 35

第六章 結論 36

參考文獻 37
[1]J.-A. Pineiro, “Algorithm and architecture for logarithm, exponential, and powering computation,” IEEE Transaction on Computers, vol. 53, no. 9, pp. 1085–1096, Sep. 2004.
[2]J. A. Pineiro, M. D. Ercegovac, and J. D. Bruguera, “High-radix logarithm with selection by rounding: algorithm and implementation,” Journal of VLSI Signal Processing Systems, vol. 40, pp. 109–123, May 2005.
[3]D. K. Kostopoulos, “An algorithm for the computation of binary logarithms,” IEEE Transaction on Computers, vol. 40, no. 11, pp. 1267–1270, Nov. 1991.
[4]M. J. Schulte and J. E. E. Swartzlander, “Hardware designs for exactly rounded elementary functions,” IEEE Transaction on Computers, vol. 43, no. 8, pp. 964–973, Aug. 1994.
[5]P. T. P. Tang, “Table-lookup algorithms for elementary functions and their error analysis,” Proc. 10th Symp. Comput. Arithmetic, pp. 232–236. Jun. 1991,
[6]J. E. Stine and M. J. Schulte, “The symmetric table addition method for accurate function approximation,” Journal of VLSI Signal Procesing Systmes, vol. 21, pp. 167–177, Jun. 1999.
[7]M. J. Schulte and J. E. Stine, “Approximating elementary functions with symmetric bipartite tables,” IEEE Transactions on Computers, vol. 48, no. 8, pp. 842–847, Aug. 1999.
[8]K. Johansson, O. Gustafsson and L. Wanhammar, “Implementation of elementary functions for logarithmic number systems,” IET Computer & Digital Techniques, vol. 2, no. 4, pp. 295-304, July 2008.
[9]S. Paul, N. Jayakumar, and S. P. Khatri, “A Fast Hardware Approach for Approximate, Efficient Logarithm and Antilogarithm Computations,” IEEE Transactions on VLSI Systems, vol. 17, no. 2 pp. 269-277, February 2009.
[10]J. N. Mitchell, Jr., “Computer multiplication and division using binary logarithms,” IRE Transanstions on Electronics Computers, vol. 11, no. 11, pp. 512–517, Nov. 1962.
[11]M. Combet, H. V. Zonneveld and L. Verbeek, “Computation of the base two logarithm of binary numbers,” IEEE Transactions on Electronic Computers, vol. 14, no. 6, pp. 863–867, June 1965.
[12]S. L. SanGregory, R.E. Siferd, C. Brother, and D. Gallagher, “A fast, low-power logarithm approximation with CMOS VLSI implementation,” Proc. IEEE Midwest Symp. Circuits and Systems (MWSCAS), vol. 1, pp. 388-391, Aug. 1999.
[13]K. H. Abed and R. E. Siferd, “CMOS VLSI implementation of a low-power logarithmic converter,” IEEE Transactions on Computers, vol. 52, no. 11, pp. 1421–1433, Nov. 2003.
[14]H. Kim, B. –G. Nam, J. –H. Sohn, J. –H. Woo, and H. –J. Yoo, “A 231-MHz, 2.18-mW 32-bit Logarithmic Arithmetic Unit for Fixed-Point 3-D Graphics System”, IEEE Journal of Solid-State Circuits (JSSC), Vol. 41, No. 11, pp.2373-2381, Nov. 2006.
[15]T. –B. Juang, S. –H. Chen and H. –J. Cheng, “A lower-error and ROM-free logarithmic converter for digital signal processing applications,” IEEE Transactions on Circuits and Systems II, Vol. 56, no. 12, pp. 931-935, December 2009.
[16]Vojin G. Oklobdzija, “An Algorithmic and Novel Design of a Leading Zero Detector Circuit: Comparison with Logic Synthesis,” IEEE Transactions on Vera Large Scale Integration System, Vol. 2 , pp. 124 - 128, March 1994.
[17]T. –B. Juang, H. –L. Kuo, and K–S Jan, “Lower-error and area-efficient antilogarithmic converters with bit-correction schemes,” Journal of the Chinese Institute of Engineers, Vol. 39, no. 1, pp. 56-63, Aug 2015.
[18]Mircea Vladutiu, 2012, “Computer Arithmetic, ” Springer Berlin Heidelberg.
[19]陳昇宏,莊作彬,2009,使用對稱二區段為基礎的低誤差及無唯讀記憶體之對數轉換器超大型積體電路設計,國立屏東商業技術學院資訊工程系碩士論文。
[20]詹凱翔,莊作彬,2011,高效能對數轉換器的研究與實作,國立屏東商業技術學院資訊工程系碩士論文。
[21]Tso-Bing Juang, Ying-Ren Lee, Chin-Chieh Chiu, “Low-Cost Concurrent Error Detection Schemes for Logarithmic Converters,” International SoC Design Conference (ISOCC) pp. 213-214, Oct 2016.

電子全文 電子全文(網際網路公開日期:20220706)
QRCODE
 
 
 
 
 
                                                                                                                                                                                                                                                                                                                                                                                                               
第一頁 上一頁 下一頁 最後一頁 top