|
[1] J. Ou, B. Yu, and D. Z. Pan, “Concurrent guiding template assignment and redundant via insertion for dsa-mp hybrid lithography,” in Proc. ISPD ’16, pp. 39–46. [2] S. Y. Fang, Y. X. Hong, and Y. Z. Lu, “Simultaneous guiding template optimization and redundant via insertion for directed self-assembly,” in ICCAD ’15, pp. 410–417. [3] K. Y. Lee, C. K. Koh, T. C. Wang, and K. Y. Chao, “Optimal post-routing redundant via insertion,” in Proc. ISPD ’08, pp. 111–117. [4] Y. Du, Z. Xiao, M. D. F. Wong, H. Yi, and H. S. P. Wong, “Dsa-aware detailed routing for via layer optimization,” in Proc. SPIE ’14, pp. 9049 – 9049 – 8. [5] F. G. Pikus and A. Torres, “Advanced multi-patterning and hybrid lithography techniques,” in ASP-DAC ’16, pp. 611–616. [6] Z. W. Lin and Y. W. Chang, “Cut redistribution with directed self-assembly templates for advanced 1-d gridded layouts,” in ASP-DAC ’16, pp. 89–94. [7] Z. W. Lin and Y. W. Chang, “Cut redistribution with directed self-assembly templates for advanced 1-d gridded layouts,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, pp. 1–1, 2017. [8] Y. H. Su and Y. W. Chang, “Dsa-compliant routing for two-dimensional patterns using block copolymer lithography,” in ICCAD ’16, pp. 1–8. [9] Y. H. Su and Y. W. Chang, “Vcr: Simultaneous via-template and cut-templateaware routing for directed self-assembly technology,” in ICCAD ’16, pp. 1–8. [10] K. L. Lin and S. Y. Fang, “Guiding template-aware routing considering redundant via insertion for directed self-assembly,” in ASP-DAC ’17, pp. 170–175. [11] H. Yi, X. Y. Bao, R. Tiberio, and H.-S. P. Wong, “Design strategy of small topographical guiding templates for sub-15nm integrated circuits contact hole patterns using block copolymer directed self assembly,” in Proc. SPIE ’13, pp. 868010–868010–9. [12] Y. Du, D. Guo, M. D. F. Wong, H. Yi, H. S. P. Wong, H. Zhang, and Q. Ma, “Block copolymer directed self-assembly (dsa) aware contact layer optimization for 10 nm 1d standard cell library,” in ICCAD ’13, pp. 186–193. [13] Z. Xiao, C. X. Lin, M. D. F. Wong, and H. Zhang, “Contact layer decomposition to enable dsa with multi-patterning technique for standard cell based layout,” in ASP-DAC ’16, pp. 95–102. [14] X. Y. Bao, H. Yi, C. Bencher, L. W. Chang, H. Dai, Y. Chen, P. T. J. Chen, and H. S. P. Wong, “Sram, nand, dram contact hole patterning using block copolymer directed self-assembly guided by small topographical templates,” in International Electron Devices Meeting, pp. 7.7.1–7.7.4, 2011. [15] H. Yi, X. Y. Bao, J. Zhang, R. Tiberio, J. Conway, L. W. Chang, S. Mitra, and H. S. P. Wong, “Contact-hole patterning for random logic circuits using block copolymer directed self-assembly,” in Proc. SPIE ’12, pp. 8323 – 8323 – 6. [16] W. Chung, S. Shim, and Y. Shin, “Redundant via insertion in directed selfassembly lithography,” in DATE ’16, pp. 55–60. [17] L. Liebmann, V. Gerousis, P. Gutwin, M. Zhang, G. Han, and B. Cline, “Demonstrating production quality multiple exposure patterning aware routing for the 10nm node,” in Proc. SPIE ’14, pp. 905309–905309. [18] M. A. Morris, “Directed self-assembly of block copolymers for nanocircuitry fabrication,” Microelectronic Engineering, pp. 207 – 217, 2015. [19] H. Y. Chen, M. F. Chiang, Y. W. Chang, L. Chen, and B. Han, “Novel full-chip gridless routing considering double-via insertion,” in DAC ’06, pp. 755–760. [20] “Taiwan semiconductor manufacturing company (tsmc) reference flow 5.0 and reference flow 6.0,” [21] K. Y. Lee and T. C. Wang, “Post-routing redundant via insertion for yield/reliability improvement,” in ASP-DAC ’06, pp. 6 pp.–. [22] K. Y. Lee, S. T. Lin, and T. C. Wang, “Redundant via insertion with wire bending,” in ISPD ’09, pp. 123–130. [23] G. Xu, L. D. Huang, D. Z. Pan, and M. D. F. Wong, “Redundant-via enhanced maze routing for yield improvement,” in ASP-DAC ’05, pp. 1148–1151. [24] H. Y. Chen, M. F. Chiang, Y. W. Chang, L. Chen, and B. Han, “Full-chip routing considering double-via insertion,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, pp. 844–857, 2008. [25] K. Yuan, K. Lu, and D. Z. Pan, “Double patterning lithography friendly detailed routing with redundant via consideration,” in DAC ’09, pp. 63–66. [26] S. Y. Fang, Y. X. Hong, and Y. Z. Lu, “Simultaneous guiding template optimization and redundant via insertion for directed self-assembly,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, pp. 156–169, 2017. [27] Y. Badr, A. Torres, and P. Gupta, “Mask assignment and synthesis of dsa-mp hybrid lithography for sub-7nm contacts/vias,” in DAC ’15, pp. 1–6. [28] Y. Badr, A. Torres, and P. Gupta, “Mask assignment and dsa grouping for dsamp hybrid lithography for sub-7 nm contact/via holes,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, pp. 913–926, 2017. [29] J. Kuang, J. Ye, and E. F. Y. Young, “Simultaneous template optimization and mask assignment for dsa with multiple patterning,” in ASP-DAC ’16, pp. 75–82. [30] Y. Xu and C. Chu, “A matching based decomposer for double patterning lithography,” in ISPD ’10, pp. 121–126. [31] H. Tian, H. Zhang, Q. Ma, Z. Xiao, and M. D. F. Wong, “A polynomial time triple patterning algorithm for cell based row-structure layout,” in ICCAD ’12, pp. 57–64. [32] S. Shim, W. Chung, and Y. Shin, “Redundant via insertion for multiple-patterning directed-self-assembly lithography,” in DAC ’16, pp. 41:1–41:6. [33] S. Shim, W. Chung, and Y. Shin, “Defect probability of directed self-assembly lithography: Fast identification and post-placement optimization,” in ICCAD ’15, pp. 404–409. [34] “Gurobi.” http://www.gurobi.com
|