跳到主要內容

臺灣博碩士論文加值系統

(44.200.169.3) 您好!臺灣時間:2022/12/05 19:30
字體大小: 字級放大   字級縮小   預設字形  
回查詢結果 :::

詳目顯示

: 
twitterline
研究生:謝政宏
研究生(外文):Xie,Zheng-Hong
論文名稱:高效能影片解碼平行可規劃計算機架構
論文名稱(外文):Energy-Efficient Parallel Reconfigurable Processing Architectures for Standard Video Decoding
指導教授:高啟洲高啟洲引用關係
指導教授(外文):Kao,Chi-Chou
口試委員:賴源泰李明錡
口試委員(外文):Lai,Yen-TaiLee,Ming-Chi
口試日期:2017-07-20
學位類別:碩士
校院名稱:國立臺南大學
系所名稱:資訊工程學系碩士班
學門:工程學門
學類:電資工程學類
論文種類:學術論文
論文出版年:2017
畢業學年度:105
語文別:中文
論文頁數:41
中文關鍵詞:可規劃計算硬體設計影片解碼
外文關鍵詞:Reconfigurable computingVideo DecodingHardware Design
相關次數:
  • 被引用被引用:0
  • 點閱點閱:119
  • 評分評分:
  • 下載下載:0
  • 收藏至我的研究室書目清單書目收藏:0
跟隨著時代的進步,多媒體的技術也高速的發展,在行動裝置成為科技主流的現在,設計上除了計算速度和效能之外,資源的考量和功率的消耗也更加重要。
今日的計算機領域中,可規劃性計算機已迅速發展成為計算機未來的主要架構。為了增加系統的性能,我們將每一個處理器配備一個記憶體,成為平行可規劃計算機,這方法可以大量降低讀取匯流排的次數,並在其他設計方面減少功耗完成我們的系統。
高效能影片解碼平行可規劃計算機架構,提供一個影片解碼的計算機平臺,符合效能需求的並且降低其功耗,為低成本、高效能的多媒體平臺提供一個可行的方案。

As time progresses, multimedia technology is high-speed development, mobile devices become the mainstream of science and technology now, in addition to the design speed and performance, the resource considerations and power consumption is also more important. This paper presents a high-performance video decoding parallel to a programmable computer architecture, the image decoding of the computer architecture, meet the performance requirements and reduce its power consumption for low-cost, high efficiency multimedia platform to provide a viable option.
目  次
謝辭………………………….………………………………………………....……...…i
中文摘要………………………………...………………………………….………….……ii
英文摘要……………….………………………………………………………………...…iii
目次………………………….……………………………………...……....……….……iv
表次………………………….………………………………………………………….vi
圖次…………………………….………………………………………..……...………vii
第一章 緒論
第一節 前言……….…………...….…….……………………..…………………1
第二節 研究背景……………………………..………………………..………………2
第三節 研究動機與目的.…………………………………………..………3
第二章 文獻探討與設計考量
第一節 影像編碼的發展………………………………………………..…………4
第二節 影像解碼演算法分析…………………………………………………..………6
第三節 計算機架構與設計考量…………………………………………….…………10
第四節 平行可規劃計算機架構……………………………....…………………..…15
第三章 影像解碼平行化分析
第一節 函式級別(Function-level)的平行…...……………………………..…………18
第二節 切片級別(Slice-level)的平行…………………………………………..……20
第三節 基於區塊的2D-Wave平行…………….………………………………..…21
第四章 系統設計
第一節 平行可規劃計算機架構設計…………………………………………………23
第二節 線路連接路由設計………………………………………………...…..………27
第三節 分層配置環境方案…………………………………………….…………29
第四節 動態能源管理……………………………....……………………….......…..…31
第五章 實驗結果
第一節 實驗環境………………………………………………..……………………32
第二節 運算速度比較…………………………………………………..…………...…34
第三節 能源消耗比較…………………………………………….……………………35
第四節 效能比較……………………………....…………………………………….…36
第六章 結論………………………………………………………………….………………37
參考文獻……………………………………………………………………………………...38

1.International Telecommunication Union, http://www.itu.int
2.International Standarization Organization, http://www.iso.ch
3.Video Codec for Audiovisual Services at px64 kbit/s, ITU-T Rec. H.261, version 1: Nov. 1990, version 2: Mar. 1993.
4.Coding of Moving Pictures and Associated Audio for Digital Storage Media at up to About 1.5 Mbit/s—Part 2: Video, ISO/IEC 11172-2 (MPEG-1), ISO/IEC JTC 1, 1993.
5.Generic Coding of Moving Pictures and Associated Audio Information-Part 2: Video, ITU-T Rec. H.262 and ISO/IEC 13818-2 (MPEG 2 Video), ITU-T and ISO/IEC JTC 1, Nov. 1994.
6.Video Coding for Low Bit Rate Communication, ITU-T Rec. H.263, Nov. 1995 (and subsequent editions).
7.Advanced Video Coding for Generic Audio-Visual Services, ITU-T Rec. H.264 and ISO/IEC 14496-10 (AVC), ITU-T and ISO/IEC JTC 1, May 2003 (and subsequent editions).
8.Sullivan, Gary J., et al. "Overview of the high efficiency video coding (HEVC) standard." IEEE Transactions on circuits and systems for video technology, 22.12 (2012): 1649-1668.
9.Wiegand, Thomas, et al. "Overview of the H. 264/AVC video coding standard." IEEE Transactions on circuits and systems for video technology, 13.7 (2003): 560-576.
10.Tseng, Po-chih, et al. "Advances in hardware architectures for image and video coding-a survey." Proceedings of the IEEE, 93.1 (2005): 184-197.
11.Liu, Leibo, et al. "An Energy-Efficient Coarse-Grained Reconfigurable Processing Unit for Multiple-Standard Video Decoding." IEEE Transactions on Multimedia, 17.10 (2015): 1706-1720.
12.S. Agarwala and etc., “A 65nm c64x+ multi-core DSP platform for communication infrastructure,” In proceeding of IEEE International Solid-State Circuits Conference, 2007.
13.B. Khailany, W. Dally, U. Kapasi, P. Mattson, J. Namkoong, J. Owens, B. Towles,A. Chang, and S. Rixner, “Imagine: media processing with streams,” IEEE Micro, vol. 21, no. 2, pp. 35–46, 2001.
14.M. Bayoumi and N. Ling, “Specification and verification of systolic arrays,” World Scientific Publishing Singapore, 1999.
15.“AMD Athlon 64 X2 Dual-Core Processor Product Data Sheet,” 2005.
16.S. Vangal, J. Howard, G. Ruhl, S. Dighe, H. Wilson, J. Tschanz, D. Finan, P. Lyer, A. Singh, T. Jacb, S. Jain, S. Venkataraman, Y. Hoskote, and N. Borkar, “An 80-tile1.28 TFLOPS network-on-chip in 65nm CMOS,” in Proceedings of IEEE International Solid-State Circuits Conference, pp. 98–99, 2007.
17.NVIDIA Inc. http://www.nvidia.com/page/geforce 8800.html.
18.“NVIDIA Inc. NVIDIA CUDA programming guide 2.0,” 2008.
19.“ATI Stream developer forum,” AMD Inc. http://www.amd.com/streamdevforum.
20.AMD Inc. http://www.amd.com/us/fusion/Pages/index.aspx.
21.R. Russell, “The Cray-1 computer system,” Communications of the ACM, 1978.
22.C. Kozyrakis, “Scalable vector media-processors for embedded systems,” PhD thesis, University of California at Berkeley, 2002.
23.A. Peleg, S. Wilkie, and U. Weiser, “Intel mmx for multimedia pcs,” Communications of the ACM, pp. 24–38, 1997.
24.J. L. Tripp, J. Frigo, and P. Graham, “A survey of multi-core coarsegrained reconfigurable arrays for embedded applications,” in Proc. 11th Annu. Workshop High Performance Embedded Comput., 2007.
25.K. Compton and S. Hauck, “Reconfigurable computing: A survey of systems and software,” ACM Comput. Surv., vol. 34, no. 2, pp. 171–210, 2002.
26.S. J. Park, B. Henz, and D. Shires, “Reconfigurable computing for high performance computing computational science,” in Proc. DoD High Performance Comput. Modernization Program Users Group Conf., 2007, pp. 350–358.
27.Compton, Katherine, and Scott Hauck. "Reconfigurable computing: a survey of systems and software." ACM Computing Surveys (csuR) 34.2 (2002): 171-210.
28.T. Beierlein, D. Frohlich, and B. Steinbach, “UML-based Codesign of Reconfigurable Architectures,” Proc. of the Forum on Specification and Design Languages, pp. 285-196, 2003
29.T. Heng and R. F. DeMara, “A multilayer framework supporting autonomous run-time partial reconfiguration,” IEEE Trans. Very Large Scale Integr. Syst., vol. 16, no. 5, pp. 504–516, May 2008.
30.S. Wray, W. Luk, and P. Pietzuch, “Run-time reconfiguration for a reconfigurable algorithmic trading engine,” in Proc. Int. Conf. Field Programmable Logic and Appl., Jul. 2010, pp. 163–166.
31.C. H. Lin, C. Y. Chen, and A. Y. Wu, “Area-efficient scalable MAP processor design for high-throughput multistandard convolutional turbo decoding,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 19, no. 2, pp. 305–318, Feb. 2011.
32.H. Liu, X. Chen, and Y. Ha, “An area-efficient timing-driven routing algorithm for scalable FPGAs with time-multiplexed interconnects,” in Proc. Int. Symp. Field-Programmable Custom Comput. Mach., Apr. 2008, pp. 275–276.
33.T. Sato, H. Watanabe, and K. Shiba, “Implementation of dynamically reconfigurable processor: DAPDNA-2,” in Proc. IEEE VLSI-TSA Int. Symp. VLSI Design, Automat. Test, Apr. 2005, pp. 323–324.
34.S. Gao, T. Kihara, S. Shimizu, Y. Arakawa, N. Yamanaka, and A. Watanabe, “A novel traffic engineering method using on-chip diorama network on dynamically reconfigurable processor DAPDNA-2,” in Proc. Int. Conf. High Performance Switching and Routing, 2009, pp.1–6.
35.M. K. A. Ganesan, S. Singh, F. May, and J. Becker, “H.264 decoder at HD resolution on a coarse grain dynamically reconfigurable architecture,”Field Program. Logic Applicat., pp. 467–471, 2007.
36.D. Rossi, F. Campi, S. Spolzino, S. Pucillo, and R. Guerrieri, “A heterogeneous digital signal processor for dynamically reconfigurable computing,”IEEE J. Solid-State Circuits, vol. 45, no. 8, pp. 1615–1626, Aug. 2010.
37.B. Mei, B. D. Sutter, T. V. Aa, M. Wouters, A. Kanstein, and S. Dupont,“Implementation of a coarse-grained reconfigurable media processor for AVC decoder,” J. Signal Process. Syst., vol. 51, no. 3, pp. 225–243, Jun. 2008.
38. Kue-Hwan Sihn, Hyunki Baik, Jong-Tae Kim, Sehyun Bae, Hyo Jung Song, “Novel Approaches to Parallel H.264 Decoder on Symmetric Multicore Systems”, 2009 IEEE International Conference on Acoustics, Speech and Signal Processing, 2009
39. Erik B. van der Tol, Egbert G. Jaspers, Rob H. Gelderblom, “Mapping of H.264 decoding on a multiprocessor architecture”, Proceedings of SPIE, Vol. SPIE-5022, pp. 707-718, May 2003
40. X. Zhou, E. Q. Li, and Y.-K. Chen,Implementation of H.264 Decoder on General-Purpose Processors with Media Instructions, Image and Video Communications and Processing, Proceedings of the SPIE, Vol.5022, pp. 224-235, May 2003
41. Mauricio Alvarez Mesa, Alex Ramirez, Arnaldo Azevedo, Cor Meenderinck, Ben Juurlink, Mateo Valero, “Scalability of Macroblock-level Parallelism for H.264 Decoding, Proceedings of the 2009 15th International Conference on Parallel and Distributed Systems, pp. 236-243, 2009
42. M. Alvarez, A. Ramirez, M. Valero, A. Azevedo, C.H. Meenderinck, B.H.H. Juurlink, “Performance Evaluation of Macroblock-level Parallelization of H.264 Decoding on a cc-NUMA Multiprocessor Architecture”, Proceedings of the 4CCC: 4th Colombian Computing Conference, April 2009
43. Pescador, Fernando, et al. "A DSP based H. 264 decoder for a multi-format IP set-top box." IEEE Transactions on Consumer Electronics 54.1 (2008).

QRCODE
 
 
 
 
 
                                                                                                                                                                                                                                                                                                                                                                                                               
第一頁 上一頁 下一頁 最後一頁 top