|
J. P. Roth, “Diagnosis of Automata Failures: A Calculus and a Method,” IBM Journal of Research and Development, vol. 10, no. 4, pp. 278–291, July 1966. P. Goel, "An implicit enumeration algorithm to generate tests for combinational logic circuits", IEEE Trans. Comput., vol. C-30, pp. 215-222, Mar. 1981. H. Fujiwara and T. Shimono, "On the Acceleration of Test Generation Algorithms," in IEEE Transactions on Computers, vol. C-32, no. 12, pp. 1137-1144, Dec. 1983. M. H. Schulz, E. Trischler, and T. M. Sarfert, "SOCRATES: A highly efficient automatic test pattern generation system," IEEE Transactions on Computer-Aided Design, vol. 7, no. I, pp. 126-137, January 1988. U. Mahlstedt, T. Grüning, C. Özcan, and W. Daehn, “CONTEST: A Fast ATPG Tool for Very Large Combinational Circuits,” International Conference on Computer-Aided Design, pp. 222-225, 1990. Rajski and H. Cox, "A method to calculate necessary assignments in algorithmic test pattern generation," in Proc. International Test Conference, pp. 25-34, 1990. W. Kunz and D. K. Pradhan, “Accelerated Dynamic Learning for Test Generation in Combinational Circuits,” IEEE Transactions on Computer-Aided Design, vol. 12, no. 5, pp. 684-694, 1993. W. Kunz and D. K. Pradhan, “Recursive Learning: A new implication technique for efficient solutions to CAD problems – Test, Verification and Optimization,” IEEE Transactions on Computer-Aided Design, vol. 13, no. 9, pp. 1143-1158, 1994. J.P. Marques-Silva and K.A. Sakallah, “Dynamic Search-Space Pruning Techniques in Path Sensitization,” Design Automation Conference, pp. 705-711, 1994. S. Bommu, K. Chandrasekar, R. Kundu, and S. Sengupta, “CONCAT: CONflict Driven Learning in ATPG for Industrial designs,” International Test Conference, pp. 1-10, 2008. L. Xin, “Speeding-up Test Pattern Generation by Means of Heuristic Learning,” Industrial and Information Systems (IIS), pp. 269-272, 2010. W. Kunz and D. Pradhan, “Recursive Learning: An Attractive Alternative to the Decision Tree for Test Generation in Digital Circuits,” International Test Conference, pp. 816-825, 1992. D. Tille, S. Eggersgluss, R. Krenz-Baath, J. Schloeffel, R. Drechsler, “Improving CNF representations in SAT-based ATPG for industrial circuits using BDDs,” European Test Symposium, pp.176-181, 2010. K. Chandrasekar and M. S. Hsiao, “Decision Selection and Learning for an ‘all-solutions ATPG engine’,” International Test Conference, pp. 607-616, 2004. M. H. Schulz and E. Auth, “Improved Deterministic Test Pattern Generation with Applications to Redundancy Identification,” IEEE Transactions on Computer-Aided Design, vol. 8, no. 7, pp. 811-816, 1989. I. Hamzaoghr and J. H. PateI, “New Techniques for Deterministic Test Pattern Generation,” IEEE VLSI Test Symposium, pp. 446-452, 1998. J. H. Pan, K. W. Yeh and J. L. Huang, "A static bidirectional learning technique to accelerate test pattern generation," 2015 International SoC Design Conference (ISOCC), Gyungju, 2015, pp. 45-46. X. Cai, P. Wohl, J.A. Waicukauski and P. Notiyath, “Highly efficient parallel ATPG based on shared memory,” International Test Conference, pp. 1-7, 2010. R. Butler, B. Keller, S. Paliwal, R. Scchoonover, and J. Swenton, “Design and implementation of a parallel automatic test pattern generation algorithm with low test vector count,” International Test Conference, pp. 530-537, 2000. J. M. Wolf, L. M. Kaufman, R. H. Klenke, J. H. Taylor, and R. Waxman, “An analysis of fault partitioned parallel test generation,” IEEE Transactions on Computer-Aided Design, vol. 15, no. 5, pp. 517-534, 1996. S. Chandra, J.H. Patel, “Test generation in a parallel processing environment,” International Conference on Computer Design, pp. 11-14, 1988. S. Patil and P. Banerjee, “A Parallel Branch-and-Bound Algorithm for Test Generation”, Design Automation Conference, pp. 339-334, 1989. Consolacion Gil, Julio Ortega, “Parallel Test Generation Using Circuit Partitioning and Spectral Techniques”, Euromicro Workshop on Parallel and Distributed Processing, pp. 264-270, 1998. S. Hadjitheophanous, S. N. Neophytou and M. K. Michael, "Utilizing shared memory multi-cores to speed-up the ATPG process," 2016 21th IEEE European Test Symposium (ETS), Amsterdam, 2016, pp. 1-6. P. Goel B. C. Rosales "PODEM-X: An automatic test generation system for VLSI logic structures" Proc. 18th Design Automation Conf. pp. 260-268 1981. S. B. Akers "on the role of independent fault sets in the generation of minimal test sets" 1987 Int. Test Conf. pp. 1100-1107 1987-Aug. I. Pomeranz, L. N. Reddy and S. M. Reddy, "COMPACTEST: a method to generate compact test sets for combinational circuits," in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 12, no. 7, pp. 1040-1049, Jul 1993. J. F. McDonald C. Benmehrez "Test set reduction using the subscripted D-Algorithm" 1983 Int. Test Conf. pp. 115-121 1983-Aug. A. F. Yousif and Jun Gu, "Concurrent automatic test pattern generation algorithm for combinational circuits," Computer Design: VLSI in Computers and Processors, 1995. ICCD ''95. Proceedings., 1995 IEEE International Conference on, Austin, TX, 1995, pp. 286-291. S. Eggersglü, R.Wille, and R. Drechsler, "Improved SAT-based ATPG: More constraints, better compaction," in International Conference on Computer-Aided Design, 2013, pp. 85-90. S. Eggersglüb, K. Schmitz, R. Krenz-Bååth and R. Drechsler, "Optimization-based multiple target test generation for highly compacted test sets," 2014 19th IEEE European Test Symposium (ETS), Paderborn, 2014, pp. 1-6. B. Davis, The Economics of Automatic Testing, McGraw-Hill, London, UK, 1982 O. H. Ibarra and S. K. Sahni, “Polynomially complete fault detection problems,” IEEE Transactions on Computer-Aided Design, vol. 24, no. 3, pp. 242-249, 1975. Krishnaswamy, A. B. Ma and P. Vishakantaiah, "A study of bridging defect probabilities on a Pentium (TM) 4 CPU," International Test Conference, pp. 688-695, 2001.
|