|
[1]B. Analui, A. Rylyakov, S. Rylov, M. Meghelli, and A Hajimiri, “A 10-Gb/s Two-dimensional eye-opening monitor in 0.13-μm standard CMOS,” IEEE J. Solid-State Circuits, vol. 40, no. 12, pp. 2689-2699, Dec. 2005. [2]T. Suttorp and U. Langmann, “ A 10-Gb/s CMOS serial-link receiver using eye-opening monitoring for adaptive equalization and for clock and data recovery,” IEEE Custom Integrated Circuits Conference (CICC), pp. 277-280, Sep. 2007. [3]D. H. Kwon, Y. S. Park, and W. Y. Choi, “A clock and data recovery circuit with programmable multi-level phase detector characteristics and a built-in jitter monitor,” IEEE Trans. Circuits Syst. I: Reg. Papers, vol. 62, no. 6, pp. 1472-1480, June 2015. [4]T. Ellermeyer, U. Langmann, B. Wedding, and W. Pöhlmann, “A 10-Gb/s eye-opening monitor IC for decision-guided adaptation of the frequency response of an optical receiver,” IEEE J. Solid-State Circuits, vol. 35, no. 12, pp. 1958-1963, Dec. 2000. [5]F. Gerfers, G. W. Besten, P. V. Petkov, J. E. Conder, and A. J. Koellmann, “A 0.2–2 Gb/s 6x OSR receiver using a digitally self-adaptive equalizer,” IEEE J. Solid-State Circuits, vol. 43, no. 6, pp. 1436-1448, June 2008. [6]J. W. Lee, C. H. Bae, Y. Kim, and C. Yoo, “Measurement of intersymbol interference jitter by fractional oversampling for adaptive equalization,” IEEE Trans. Circuits Syst. II: Exp. Briefs, vol. 59, no. 11, pp. 716-720, Nov. 2012. [7]H. S. Won, K. S. Han, S. E. Lee, J. H. Park, and H. M. Bae, “An on-chip sigma-tracking eye-opening monitor for BER-optimal adaptive equalization,” IEEE Custom Integrated Circuits Conference (CICC), pp. 1-4, Sep. 2015. [8]C. K. Seong, J. S. Rhim, and W. Y. Choi, “A 10-Gb/s adaptive look-ahead decision feedback equalizer with an eye-opening monitor,” IEEE Trans. Circuits Syst. II: Exp. Briefs, vol. 59, no. 4, pp. 209-213, Apr. 2012. [9]W. S. Kim, C. K. Seong, and W. Y. Choi, “A 5.4-Gbit/s adaptive continuous-time linear equalizer using asynchronous undersampling histograms,” IEEE Trans. Circuits Syst. II: Exp. Briefs, vol. 59, no. 9, pp. 553-557, Sep. 2012. [10]B. Dehlaghi, S. Magierowski, and L. Belostotski, “A 12.5-Gb/s on-chip oscilloscope to measure eye diagrams and jitter histograms of high-speed signals,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 22, no. 5, pp. 1127-1137, May 2014. [11]Application Note 1448-1, “Measuring jitter in digital systems,” in Agilent Technologies, Inc., pp. 2-6, June 2003. [12]M. P. Li, “Jitter, noise, and signal integrity at high-speed,” Prentice Hall, pp. 92-93, Nov. 2007. [13]R. Stephens, Agilent Technical Note White Paper, “Jitter analysis: the dual-dirac model, RJ/DJ, and Q-scale,” in Agilent Technologies, Inc., pp. 9, Dec. 2004. [14]Application Note AN-815, “Understanding jitter units,” in Integrated Device Technology, Inc., pp. 6, Mar. 2014. [15]H. H. Chang, J. W. Lin, C. Y. Yang, and S. I. Liu, “A wide-range delay-locked loop with a fixed latency of one clock cycle,” IEEE J. Solid-State Circuits, vol. 37, no. 8, pp. 1021-1027, Aug. 2002. [16]U. Karthaus and S. Schabel, “Write pulse generator for 16x DVD recording with symmetric CMOS inverter ring oscillator,” IEEE J. Solid-State Circuits, vol. 40, no. 11, pp. 2286-2295, Nov. 2005. [17]S. H. Lee, M. S. Hwang, Y. Choi, S. Kim, Y. Moon, B.J. Lee, D. K. Jeong, W. Kim, Y. J. Park, and G. Ahn, “A 5-Gb/s 0.25-μm CMOS jitter-tolerant variable-interval oversampling clock/data recovery circuit,” IEEE J. Solid-State Circuits, vol. 37, no. 12, pp. 1822-1830, Dec. 2002. [18]B. Razavi, “Charge Steering: A Low-Power Design Paradigm,” IEEE Custom Integr. Circuits Conf., Sept. 2013, pp. 1-8. [19]J. W. Jung and B. Razavi, “A 25-Gb/s 5-mW CMOS CDR/Deserializer,” IEEE J. Solid-State Circuits, vol. 48, no. 3, pp. 684-697, Mar 2013. [20]J. Savoj and B. Razavi, “A 10-Gb/s clock and data recovery circuit with a half-rate linear phase detector, ” IEEE J. Solid-State Circuits, vol. 36, no. 5, pp. 761-768, May 2001. [21]C. F. Liao and S. I. Liu, “A 40 Gb/s CMOS serial-link receiver with adaptive equalization and clock/data recovery,” IEEE J. Solid-State Circuits, vol. 43, no. 11, pp. 2492-2502, Nov. 2008. [22]B. Razavi, “ RF Microelectronics,” Pearson, 2012. [23]B. Razavi, “Design of integrated circuits for optical communications,” McGraw-Hill, 2003.
|