|
[1]Erik Jan Marinissen and Sandeep K. Goel. ITC''06 Panel Report: Zero Defects, Mission Impossible? in IEEE Design & Test of Computers, 24(1):94-95, 2007. [2]X. Lin et al., "Timing-Aware ATPG for High Quality At-speed Testing of Small Delay Defects," in Asian Test Symposium, pp. 139-146, 2006. [3]A. F. Lin, K. Y. Liao, K. Y. Chiang and J. C. M. Li, "TARGET: Timing-AwaRe Gate Exhaustive Transition ATPG for cell-internal defects," in VLSI Design, Au-tomation and Test, pp. 1-4, 2015. [4]A. K. Palaniswamy, S. Tragoudas and T. Haniotakis, "ATPG for Delay Defects in Current Mode Threshold Logic Circuits," in IEEE Transactions on Comput-er-Aided Design of Integrated Circuits and Systems, pp. 1903-1913, 2016. [5]F. Hapke et al., "Defect-oriented cell-aware ATPG and fault simulation for in-dustrial cell libraries and designs," in International Test Conference, pp. 1-10, 2009. [6]J. Raik, R. Ubar, J. Sudbrock, W. Kuzmicz and W. Pleskacz, "DOT: new deter-ministic defect-oriented ATPG tool," in European Test Symposium, pp. 96-101, 2005. [7]A. Czutro, M. Sauer, T. Schubert, I. Polian and B. Becker, "SAT-ATPG using preferences for improved detection of complex defect mechanisms," in IEEE VLSI Test Symposium, pp. 170-175, 2012. [8]D. Erb, K. Scheibler, M. Sauer and B. Becker, "Efficient SMT-based ATPG for interconnect open defects," in Design, Automation & Test in Europe Conference & Exhibition, pp. 1-6, 2014. [9]A. Touati, A. Bosio, P. Girard; A. Virazel, P. Bernardi, M. Sonza Reorda, E. Au-vray, "Scan-Chain Intra-Cell Aware Testing," in IEEE Transactions on Emerging Topics in Computing, pp.1-1, 2016. [10]B. Benware et al., "Impact of multiple-detect test patterns on product quality," in International Test Conference, pp. 1031-1040, 2003. [11]Y. T. Lin, O. Poku, N. K. Bhatti and R. D. Blanton, "Physically-Aware N-Detect Test Pattern Selection," in Design, Automation and Test in Europe, pp. 634-639, 2008. [12]J. Geuzebroek, E. J. Marinissen, A. Majhi, A. Glowatz and F. Hapke, "Embedded multi-detect ATPG and Its Effect on the Detection of Unmodeled Defects," in In-ternational Test Conference, pp. 1-10, 2007. [13]V. Krishnaswamy, A. B. Ma and P. Vishakantaiah, "A study of bridging defect probabilities on a Pentium (TM) 4 CPU," in International Test Conference, pp. 688-695, 2001. [14]M. R. Grimaila et al., "REDO-random excitation and deterministic observa-tion-first commercial experiment," in VLSI Test Symposium, pp. 268-274, 1999. [15]S. Patil and P. Banerjee, "A Parallel Branch and Bound Algorithm for Test Gen-eration," in Design Automation Conference, pp. 339-344, 1989. [16]J. M. Wolf, L. M. Kaufman, R. H. Klenke, J. H. Aylor and R. Waxman, "An anal-ysis of fault partitioned parallel test generation," in Transactions on Comput-er-Aided Design of Integrated Circuits and Systems, pp. 517-534, 1996. [17]C. Gil and J. Ortega, "Parallel test generation using circuit partitioning and spec-tral techniques," in Proceedings of the Sixth Euromicro Workshop, pp. 264-270, 1998.
|