|
[1]B. De Muer and M. Steyaert, CMOS Fractional-N Synthesizers, Design for High Spectral Purity and Monolithic Integration. Norwell, MA: Kluwer, 2003. [2]X. Gao, E. Klumperink, P. Geraedts, and B. Nauta, “Jitter analysis and a benchmarking figure-of-merit for phase-locked loops,” IEEE Trans. Circuits Syst. II, vol. 56, no. 2, pp. 117–121, Feb. 2009. [3]M. Perrott, M. Trott, and C. Sodini, “A modeling approach for Σ-Δ fractional-N frequency synthesizers allowing straightforward noise analysis," IEEE J. Solid-State Circuits, vol. 37, no. 8, pp. 1028-1038, Aug. 2002. [4]S. Norsworthy, R. Schreier, and G. Temes, Delta–Sigma Data Converters: Theory, Design, and Simulation. New York: IEEE Press, 1997. [5]W. Rhee and A. Ali, “An on-chip phase compensation technique in fractional-N frequency synthesis,” IEEE ISCAS, vol.3, pp. 363-366, 1999. [6]M. Zanuso, S. Levantino, C. Samori, and A. L. Lacaita, “A wideband 3.6 GHz digital ΔΣ fractional-N PLL with phase interpolation divider and digital spur cancellation,” IEEE J. Solid-State Circuits, vol. 46, no. 3, pp. 627–638, Mar. 2011. [7]D. Tasca, M. Zanuso, G.Marzin, S. Levantino, C. Samori, and A. Lacaita,“A 2.9–4.0-GHz fractional-N digital PLL with bang-bang phase detector and 560-fsrms integrated jitter at 4.5-mW power,” IEEE J. Solid-State Circuits, vol. 46, no.12, pp. 2745–2758, Dec. 2011. [8]P.-C. Huang, W.-S. Chang and T.-C. Lee, “A 2.3GHz fractional-N dividerless phase-locked loop with -112dBc/Hz in-band phase noise,” in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, Feb. 2014, pp. 362-363. [9]S. Ye, L. Jansson, and I. Galton, “A multiple-crystal interface PLL with VCO realignment to reduce phase noise,” IEEE J. Solid-State Circuits, vol. 37, no. 12, pp. 1795–1803, Dec. 2002. [10]N. D. Dalt, “An analysis of phase noise in realigned VCOs,” IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 61, no. 3, pp. 143–147, Mar. 2014. [11]R. Farjad-Rad et al., “A low-power multiplying DLL for low-jitter multigigahertz clock generation in highly integrated digital chips,” IEEE J. Solid-State Circuits, vol. 37, no. 12, pp. 1804–1812, Dec. 2002. [12]B. M. Helal, M. Z. Straayer, G.-Y. Wei, and M. H. Perrott, “A highly digital MDLL-based clock multiplier that leverages a self-scrambling time-to-digital converter to achieve subpicosecond jitter performance,” IEEE J. Solid-State Circuits, vol. 43, no. 4, pp. 855–863, Apr. 2008. [13]B. Razavi, “A study of injection locking and pulling in oscillators,” IEEE J. Solid-State Circuits, vol. 39, no. 9, pp. 1415-1424, Sep. 2004. [14]J. Lee and H. Wang, “Study of subharmonically injection-locked PLLs,” IEEE J. Solid-State Circuits, vol. 44, pp. 1539-1553, May 2009. [15]Y.-C. Huang and S.-I. Liu, “A 2.4-GHz subharmonically injection-locked PLL with self-calibrated injection timing,” IEEE J. Solid-State Circuits, vol. 48, no. 2, pp. 417–428, Feb. 2013. [16]I.-T. Lee, K.-H. Zeng, S.-I. Liu, “A 4.8-GHz dividerless subharmonically injection-Locked all-digital PLL with a FOM of -252.5 dB,” IEEE Trans. Circuits Syst. II, vol. 60, pp. 547-551, Jul. 2013. [17]A. Elkholy, et al., "A 6.75-to-8.25GHz,250fsrms-integrated-jitter 3.25mW rapid on/off PVT-insensitive fractional-N injection-locked clock multiplier in 65nm CMOS," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, Feb. 2016, pp. 192-193. [18]F. Pepe, A. Bonfanti, S. Levantino, C. Samori, and A. L. Lacaita,“Suppression of flicker noise up-conversion in a 65-nm CMOS VCO in the 3.0-to-3.6 GHz band,” IEEE J. Solid-State Circuits, vol. 48, no. 10, pp. 2375–2389, Oct. 2013. [19]R. Fiorelli, E. Peralias, and F. Silveira, “LC-VCO design optimization methodology based on the gm/ID ratio for nanometer CMOS technologies,” IEEE Trans. Microw. Theory Tech., vol. 59, no. 7, pp. 1822–1831, Jul. 2011. [20]Y. Lee, M. Kim, T. Seong, and J. Choi, “A low phase noise injection-locked programmable reference clock multiplier with a two-phase PVT-calibrator for ΔΣ PLLs,” IEEE Trans. Circuits Syst. I Reg. Papers, vol. 62, no. 3, pp. 635–644, Mar. 2015. [21]G. Marucci, et al., “A 1.7GHz MDLL-based fractional-N frequency synthesizer with 1.4ps RMS integrated jitter and 3mW power using a 1b TDC,” in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, Feb. 2014, pp. 360–361. [22]W.-S. Chang, P.-C. Huang and T.-C. Lee, “A fractional-N divider-less phase- locked loop with a subsampling phase detector,” IEEE J. Solid-State Circuits, vol.49, no.12, pp.2964-2975, Dec. 2014. [23]Z.-Z. Chen, The design and analysis of dual-delay path ring oscillators and a multiphase compensation method for fractional-N frequency synthesizer, Master Thesis, July 2008. [24]C.-F. Liang, S.-H. Chen, and S.-I. Liu, “A digital calibration technique for charge pumps in phase-locked systems,” IEEE J. Solid-State Circuits, vol. 43, no. 2, pp. 390–398, Feb. 2008. [25]J.-C. Chien, et al., “A pulse-position-modulation phase-noise-reduction technique for a 2-to-16GHz injection-locked ring oscillator in 20nm CMOS,” in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, Feb. 2014, pp. 52-53.
|