|
Alan V. Oppenheim, Alan S. Willsky with S. Hamid Nawab “Signal and Systems Second Edition”. Tony Chan Carusone, David A. Jones and Kenneth W. Martin “Analog Circuit Design Second Edition” John Wiely and Sons Inc. 2011. Yun Chiu “High-Performance Pipeline A/D Converter Design in Deep-Submicron CMOS” Fall, 2004. Bezard Razavi “Design of Analog CMOS Integrated Circuits” McGraw-Hill Companies, Inc. 2001. F. Mun ̃oz, K. Philips, A. Torralba “A 4.7mW 89.5dB DR CT Complex ΔΣ ADC with Built-In LPF” ISSCC, session 27, 2005. Richard Schreier, Gabor C. Temes “Understanding Delta-Sigma Data Converters” John Wiely and Sons Inc, 2005. W. Lee, “A novel higher order interpolative modulator topology for high resolution oversampling A/D converters,” Masters degree, Massachusetts Inst. Technol., Cambridge, MA, USA, 1987. R.T. Baird and T.S. Fiez, “Linearity enhancement of multibit ∆Σ A/D and D/A converters using data weighted averaging,” IEEE Trans. Circuits and Systems II: Analog and Digital Signal Proc., vol. 42, no. 12, pp. 753-762, Dec. 1995. James A. Cherry and W. Martin Snelgrove “Excess Loop Delay in Continuous-Time Delta-Sigma Modulators” IEEE Trans. Circuits and Systems II: Analog and Digital Signal Proc. , vol. 46, no. 4, pp. 376-389, April 1999. F. M. Gardner, “A transformation for digital simulation of analog filters,” IEEE Trans. Commun., vol. 44, pp. 676–680, July 1986. James A. Cherry and W. Martin Snelgrove “Clock Jitter and Quantizer Metastability in Continuous-Time Delta-Sigma Modulators” IEEE Trans. Circuits and Systems II: Analog and Digital Signal Proc. , vol. 46, no. 6, pp. 661-676, June 1999. R.D. Yates, D.J. Goodman, “Probability and Stochastic Processes 2nd Edition,” John Wiley and Sons, 2005. J. F. Jensen, G. Raghavan, A. E. Cosand, and R. H. Walden, “A 3.2-GHz second-order delta-sigma modulator implemented in InP HBT technology,” IEEE J. Solid-State Circuits, vol. 30, pp. 1119–1127, Oct.1995. Pavan, Shanthi, et al. "A Power Optimized Continuous-Time Delta Sigma ADC for Audio Applications." IEEE Journal of Solid-State Circuits 43.2 (2008): 351-360. Pavan, Shanthi. "Excess loop delay compensation in continuous-time delta-sigma modulators." IEEE Transactions on Circuits and Systems II: express briefs 55.11 (2008): 1119-1123. Peiro Malcovati, Simona Brigati, Fabrizio Francesconi, Franco Maloberti, Paolo Cusinato, and Andrea Baschirotto “Behavioral Modeling of Switched-Capacitor Sigma-Delta Modulators,” IEEE Trans. Circuits and Systems I: Fundamental Theory and Applications, vol. 50, no. 3, pp. 352-364, March 2003. Stacy Ho, Chi-Lun Lo, Jiayun Ru, and Jialin Zhao “A 23mW, 73 dB Dynamic Range, 80MHz BW Continuous-Time Delta-Sigma Modulator in 20nm CMOS,” IEEE J. Solid-State Circuits, vol. 50, no.4, April 2015. Lee, Hae-Seung, and Jeffrey Gealow. "Power-efficient amplifier frequency compensation for continuous-time delta-sigma modulators." Circuits and Systems (MWSCAS), 2013 IEEE 56th International Midwest Symposium on. IEEE, 2013. D. Yeon et al., “Power-efficient amplifier frequency compensation for continuous-time delta-sigma modulators,” inProc. IEEE 56th Int. Midwest Symp. Circuits Syst., 2013, pp. 562-565. Lo, Chi-Lun, et al. "A 75.1 dB SNDR 840MS/s CT ΔΣ modulator with 30MHz bandwidth and 46.4 fJ/conv FOM in 55nm CMOS." VLSI Circuits (VLSIC), 2013 Symposium on. IEEE, 2013. Leung, Bosco H., and Sehat Sutarja. "Multibit sigma-delta A/D converter incorporating a novel class of dynamic element matching techniques." IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing 39.1 (1992): 35-51. Pavan, Shanthi, and Prabu Sankar. "Power reduction in continuous-time delta-sigma modulators using the assisted opamp technique." IEEE Journal of Solid-State Circuits 45.7 (2010): 1365-1379. Sukumaran, Amrith, and Shanthi Pavan. "Low power design techniques for single-bit audio continuous-time delta sigma ADCs using FIR feedback." IEEE Journal of Solid-State Circuits 49.11 (2014): 2515-2525. De Berti, Claudio, et al. "A 106 dB A-Weighted DR Low-Power Continuous-Time Sigma-Delta Modulator for MEMS Microphones." IEEE Journal of Solid-State Circuits 51.7 (2016): 1607-1618. Park, Hyunsik, et al. "A 0.7-V 870-uW Digital-Audio CMOS Sigma-Delta Modulator." IEEE Journal of Solid-State Circuits 44.4 (2009): 1078-1088. Wang, Tao, et al. "A 101 dB DR 1.1 mW audio delta-sigma modulator with direct-charge-transfer adder and noise shaping enhancement." Solid State Circuits Conference (A-SSCC), 2012 IEEE Asian. IEEE, 2012. Gönen, Burak, et al. "15.7 A 1.65 mW 0.16 mm2 dynamic zoom-ADC with 107.5 dB DR in 20kHz BW." Solid-State Circuits Conference (ISSCC), 2016 IEEE International. IEEE, 2016. Chae, Youngcheol, and Gunhee Han. "Low voltage, low power, inverter-based switched-capacitor delta-sigma modulator." IEEE Journal of Solid-State Circuits44.2 (2009): 458-472.
|