|
[1] Y. Cheon, P.H. Ho, A.B. Kahang, S. Reda, and Q. Wang “Power-Aware Placement,” in Proceedings of ACM/EDAC/IEEE Design Automation Conference (DAC) , pp. 795-880, 2005. [2] M. Donno, E. Macci, and L. Mazzoni “Power-Aware Clock Tree Planning,” in Proceedings of ISPD, pp. 138-147, 2004. [3] A. Vittal, M. Marek-Sadowska “Low-Power buffered block tree design,” in Proceedings of 2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD) , pp. 965-975, 1997. [4] S. Dhar, M. Franklin, and D. Wann “Reduction of clock delay in VLSI structure,” in Proceedings of 2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD) , pp. 778-783, 1984. [5] M.A.B. Jackson, A. Srinivasan, and E.S. Kuh “Clock routing for highperformance ICs,” in Proceedings of the 27th ACM/IEEE Design Automation Conference (DAC) , pp. 573-579, 1990. [6] A. Kahng, J. Cong, and G. Robins “High-performance clock routing based on recursive geometric matching,” in Proceedings of the 28th ACM/IEEE Design Automation Conference , pp. 322-327, 1991. [7] J. Cong, A. Kahng and G. Robins “Matching based model for high performance clock routing,” in Proceedings of IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems , pp. 1157-1169, 1993. [8] R.S. Tsay “Exact zero skew,” in Proceedings of IEEE International Conference on Computer-Aided Design , pp. 336-339, 1991. [9] X.W. Shih, H. C. Lee, K.H. Ho and Y.W. Chang “High variation tolerant obstacle avoiding clock mesh synthesis with symmetrical driving trees,” in Proceedings of IEEE/ACM International Conference on Computer-Aided Design , pp. 452-457, 2010. [10] H. Xin, H. Xu and L. Yujing “Implementation of clock network based on clock mesh,” in Proceedings of International Conference on Information Technology and Management Innovation , pp. 739-744, 2015. [11] T.H. Chao, Y.C. Hsu and J.M. Ho et al. “Zero skew clock routing with minimum wirelength,” in Proceedings of IEEE Transctions on Circuit and System , pp. 799-813, 1992. [12] W.C. Elmore “The Transient Response of Damped Linear Networks with Particular Regard to Wideband Amplifiers,” in Proceedings of Journal of Applied Physics , pp. 55-63, 1948. [13] R. Gupta, B. Tutuianu and L.T. Pileggi “The Elmore delay as a bound for RC trees with generalized input signals,” in Proceedings of IEEE Transactions on the Computer-Aided Design of Integrated Circuits and Systems , Volume: 16, Issue: 1, pp. 95-104, 1997. [14] P. Restle, T. McNamara, D. Webber, et al. “A clock distribution network for microprocessors,” in Proceedings of IEEE Journal of Solid-State Circuit , vol. 36, no. 5, pp. 792-799, 2001. [15] D.F. Wong and C.L. Liu “A new algorithm for floorplan design,” in Proceedings of IEEE/ACM Design Automation Conference , pp. 101-107, 1986. [16] L. Xiao, Z. Xiao and Z. Qian “Local clock skew minimization using blockageaware mixed tree-mesh clock network,” in Proceedings of IEEE/ACM International Conference on Computer-Aided Design (ICCAD) , pp. 458-462, 2010. [17] H. Huang, W.S. Luk, W. Zhao and X. Zeng “DME-based clock routing in the presence of obstacles,” in Proceedings of 2007 7th International Conference on ASIC , pp. 1225-1228, 2007. [18] ISPD 2010 high performance clock network synthesis contest. ACM SIGDA and Intel Corporation. Available: http://www.sigda.org/ispd/contests/10/ispd10cns.html
|