|
[1] D. Ding, A. J. Torres, F. G. Pikus and D. Z. Pan. "High performance lithographic hotspot detection using hierarchically rened machine learning." In Asia and South Pacic Design Automation Conference (ASP-DAC), pp. 775-780, 2011. [2] D. G. Drmanac, F. Liu and L. C. Wang. "Predicting variability in nanoscale lithography processes." In ACM/IEEE Design Automation Conference (DAC), pp. 545-550, 2009. [3] J. Ghan, N. Maa, S. Mishraa, C. Spanosa, K. Poollaa, N. Rodriguezb, L. Capodiecib. Clustering and pattern matching for an automatic hotspot classication and detection system," In Proc. SPIE Design for Manufacturability through Design-Process Integration III, pp. 727 516727 51611, 2009. [4] J. Guo, F. Yang, S. Sinha, C. Chiang and X. Zeng. "Improved tangent space based distance metric for accurate lithographic hotspot classication." In ACM/IEEE Design Automation Conference (DAC), pp. 1169-1174, 2012. [5] W. Hoppe, T. Roessler, and J. A. Torres. Beyond rule-based physical verication. In Proc. SPIE, vol. 6349, pp. 63494X, 2006. [6] A. B. Kahng, C.-H. Parka, and X. Xu. Fast Dual Graph Based Hotspot Detection. In Proc. SPIE, vol. 6349, pp. 628635, 2006. [7] J.-M. Lin and Y.-W. Chang. TCG: A Transitive closure graph based representation for non-slicing floorplans. In ACM/IEEE Design Automation Conference (DAC), pp. 764769, 2001. [8] J. Kim and M. Fan. Hotspot detection on Post-OPC layout using full chip simulation based verication tool: A case study with aerial image simulation. In Proc. SPIE, vol. 5256, pp. 919{925, 2003. [9] Sheng-Yuan Lin, Jing-Yi Chen, Jin-Cheng Li, Wan-yu Wen and Shih-Chieh Chang. "A novel fuzzy matching model for lithography hotspot detection." In ACM/IEEE Design Automation Conference (DAC), pp. 1-6, 2013. [10] Ning Ma. "Automatic IC Hotspot Classication and Detection using Pattern Based Clustering." In PhD thesis, Engineering lC Mechanical Engineering, University of California, Berkeley, 2008. [11] K. Madkour, S. Mohamed, D. Tantawy and M. Anis. "Hotspot detection using machine learning." In International Symposium on Quality Electronic Design (ISQED), pp. 405-409, 2016. [12] Hong-Yan Su, Chieh-Chu Chen, Yih-Lang Li, An-Chun Tu, Chuh-Jen Wu, and Chen-Ming Huang "A Novel Fast Layout Encoding Method for Exact Multilayer Pattern Matching With Prfer Encoding." In IEEE Trans. Computer Aided Design of Integrated Circuits and Systems (TCAD), vol. 34, no. 10, pp. 95-108, November 2014. [13] J.-Y. Wuu, F. G. Pikus, A. Torres, and M. Marek-Sadowska. "Rapid layout pattern classication." In Asia and South Pacic Design Automation Conference (ASP-DAC), pp. 781-786, 2011. [14] Jingyu Xu, Subarna Sinha and C. C. Chiang. "Accurate detection for process hotspots with vias and incomplete specication." In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pp. 839-846, 2007. [15] Wing Chiu Tam and Ronald D.Blanton. "LASIC: Layout Analysis for Systematic IC-Defect Identication Using Clustering." In IEEE Trans. Computer Aided Design of Integrated Circuits and Systems (TCAD), vol. 34, no. 8, pp.1278-1290, August 2015. [16] H. Yao, S. Sinha, C. Chiang, X. Hong and Y. Cai. "Effcient Process-Hotspot Detection Using Range Pattern Matching." In IEEE/ACM International Conference on Computer Aided Design (ICCAD), pp. 625-632, 2006. [17] J.-Y. Wuu, F. G. Pikus, A. Torres, and M. Marek-Sadowska. Detecting context sensitive hotspots in standard cell libraries. In Proc. SPIE, vol. 7275, Mar. 2009, Art. ID 727515. [18] Y. T. Yu, Y. C. Chan, S. Sinha, I. H. R. Jiang and C. Chiang. "Accurate process-hotspot detection using critical design rule extraction." In 2012 49th ACM/IEEE Design Automation Conference (DAC), pp. 1163-1168, 2012. [19] Bei Yu, David Z. Pan, Tetsuaki Matsunawa, and Xuan Zeng. "Machine Learning and Pattern Matching in Physical Design." In Asia and South Pacic Design Automation Conference (ASP-DAC), pp. 286-293, 2015. [20] Y. T. Yu, G. H. Lin, I. H. R. Jiang and C. Chiang. "Machine-Learning-Based Hotspot Detection Using Topological Classication and Critical Feature Extraction." In IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems (TCAD), vol. 34, no. 3, pp. 460-470, March 2015. [21] IBM ILOG CPLEX Optimizer. http://www-01.ibm.com/software/ integration/optimization/cplex-optimizer/ [22] Rasit O. Topaloglu, "CAD Contest in Pattern Classication for Integrated Circuit Design Space Analysis and Benchmark Suite," Proc. IEEE/ACM ICCAD, 2016.
|