跳到主要內容

臺灣博碩士論文加值系統

(44.192.48.196) 您好!臺灣時間:2024/06/23 18:31
字體大小: 字級放大   字級縮小   預設字形  
回查詢結果 :::

詳目顯示

: 
twitterline
研究生:郭昱均
研究生(外文):Kuo, Yu-Chun
論文名稱:自我組織與自我排程之WPU設計與實作
論文名稱(外文):Design and Implementation of Self-Organization and Self-Scheduling Wireless Processing Unit
指導教授:許騰尹
指導教授(外文):Hsu, Terng-Yin
口試委員:鄭紹余賴煒棋
口試委員(外文):Cheng, Shau-YuLai, Wei-Chi
口試日期:2017-11-21
學位類別:碩士
校院名稱:國立交通大學
系所名稱:資訊科學與工程研究所
學門:工程學門
學類:電資工程學類
論文種類:學術論文
論文出版年:2017
畢業學年度:106
語文別:中文
論文頁數:31
中文關鍵詞:自我組織自我排程
外文關鍵詞:Self-OrganizationSelf-Scheduling
相關次數:
  • 被引用被引用:0
  • 點閱點閱:482
  • 評分評分:
  • 下載下載:1
  • 收藏至我的研究室書目清單書目收藏:0
傳統的主從式多處理器架構較不具彈性,必須特別去管理資源和工作的分配,當處理器的數目改變時,程式必須重新編譯。因此,具自我組織功能的WPU被提出來加速基站端的運算,有別於傳統的架構,WPU不需要由中央管理資源和工作的分配,能自行分工完成工作,在工作和資源分配上,可以更有彈性和效率。
另外,具有自我排程功能的WPU,能自行針對指令流程進行重排,加速整體執行時間。本論文規劃了WPU的內部架構,並實作了運算單元的部分,讓WPU能支援通訊上各種複雜運算的運算,以及實作了讓WPU能進行自我排程的排程器。
Traditional master-slave multiprocessor architecture is less flexible and requires management of resource and job assignments. The program should be recompiled when the number of slave processors changes. Therefore, self-organization WPU is proposed to speed up the computing of eNB. Different from the traditional architecture, WPUs do not need to be managed resource and job assignments by the center, and can complete the work by themselves. It can be more flexible and efficient for resource management and job assignments.
In addition, WPU with self-scheduling can reorder instruction flow to speed up the overall execution time. This thesis plans the architecture of WPU and implement the ALU which to support the various computations in communication, and implement the scheduler to support self-scheduling.
摘要 I
Abstract II
致謝 III
List of Contents IV
List of Figures V
List of Tables VII
Chapter 1 Introduction 1
Chapter 2 Related Works 3
2.1 Self-Organization WPUs System Overview 3
2.2 Problem Statement 5
Chapter 3 Architecture of ALU and Scheduler 6
3.1 Architecture of ALU 6
3.2 Architecture of PE Cells 12
3.3 Architecture of Scheduler 17
Chapter 4 Performance Analysis 23
4.1 Implementation Results 23
4.2 Performance of Single WPU 24
4.3 Performance of Multiple WPUs 26
Chapter 5 Conclusion and Future Works 29
5.1 Conclusion 29
5.2 Future Works 29
References 31
[1] Ko-Shiun Yen, “Design and Implementation of Reconfigurable ALU with Pipeline Architecture for Wireless Processing Uint,” NCTU, 2012.
[2] Yu-An Lo, “Design and Implementation of Reconfigurable ALU with Scheduling forWireless Processing Unit,” NCTU, 2016.
[3] Shu-Tsen Yan, “Design and Implementation of Programmable Memory Controller inWireless Processing Unit,” NCTU, 2015.
[4] You-An Lin, “Self-Organization Architecture for Wireless Processing Unit,” NCTU, 2017.
連結至畢業學校之論文網頁點我開啟連結
註: 此連結為研究生畢業學校所提供,不一定有電子全文可供下載,若連結有誤,請點選上方之〝勘誤回報〞功能,我們會盡快修正,謝謝!
QRCODE
 
 
 
 
 
                                                                                                                                                                                                                                                                                                                                                                                                               
第一頁 上一頁 下一頁 最後一頁 top