(3.237.178.91) 您好!臺灣時間:2021/03/07 14:39
字體大小: 字級放大   字級縮小   預設字形  
回查詢結果

詳目顯示:::

我願授權國圖
: 
twitterline
研究生:王偉丞
研究生(外文):Wei-Cheng Wang
論文名稱:基於自動調節機制分散式K最佳演算法之軟性輸出的多輸入多輸出偵測器設計與實現
論文名稱(外文):Design and Implementation of Soft-output MIMO Detector Based on Self-adjusting Distributed K-Best Algorithm
指導教授:薛木添
學位類別:碩士
校院名稱:國立中央大學
系所名稱:電機工程學系
學門:工程學門
學類:電資工程學類
論文種類:學術論文
論文出版年:2018
畢業學年度:106
語文別:中文
論文頁數:66
中文關鍵詞:多輸入多輸出系統軟性輸出
外文關鍵詞:MIMOsoft output
相關次數:
  • 被引用被引用:0
  • 點閱點閱:68
  • 評分評分:系統版面圖檔系統版面圖檔系統版面圖檔系統版面圖檔系統版面圖檔
  • 下載下載:0
  • 收藏至我的研究室書目清單書目收藏:0
本論文著重在傳統分佈型K-最佳演算法為基礎的低複雜度K-最佳多輸入多輸出解碼器的效能改善,並加入位元對數相似比(Bit level Log Likelihood Ratio, LLR)利用軟性調解多輸入多輸出偵測器之位元錯誤率使效能提升,本解碼器結合了兩種可適性自動調節機制來達到比傳統分佈型K-最佳演算法還低的運算複雜度,分別為適應性連續消除機制(ADSIC)與適應性K值選取機制(ADK)。適應性連續消除機制(ADSIC)於每一層解碼訊號時計算出每一個母點的最佳子點,運用其相同性決定是否來執行連續消除機制演算法。另外適應性K值選取機制(ADK),異於傳統適應性K值選取機制需要估測SNR大小來調整K值,在其中只需利用其PED差值來決定K值大小即可,整套完整的流程更利於在適應性K值選取機制上更有效率被使用。在硬體實現上,使用的是管線是架構來設計用來提高硬體操作頻率增加吞吐量,晶片實現方面是利用90nm製成來實現晶片設計,晶片的核心面積1.18mm×1.19mm,最高操作頻率167MHz且功率消耗為55mW。最後,本設計使用SMIMS VeriEnterprise Xilinx FPGA板驗證其電路功能,於下線前確保所設計電路功能正確。
This thesis focus on low complexity K-Best MIMO detector based on conventional distributed K-Best (DKB) and improving this performance by using bit level log likelihood ratio (LLR) to induce bit error rate. The algorithm combines two self-adjusting mechanisms which are adaptive successive interference cancellation (ADSIC) and adaptive K value chooser (ADK). The principle of ADSIC is to determine the execution of SIC based on similarity of First-Child. The First-Child can be found first by calculating every root’s signal in each layer. then identify the one that has least PED. After contrasting the one with each other, make the decision to execute SIC by the statistic of the same cases. On the other hands, ADK, the goal of the principle is that choose an appropriate K value at each layer by non-SNR measurement. Use the algorithm simulation to decision the appropriate threshold value and estimating the order of noise by smallest PED and second smallest PED. In this thesis, we use pipeline architecture to realize the propose MIMO detector with soft-output. It’s able to high clock rate and throughput. Finally, this design is implemented in 90 nm CMOS technology. The core area is 1.18mm×1.19mm. With supply voltage of 1V, the power consumption is 55mW and the maximum clock rate is 167MHz.
摘要 i
Abstract ii
致謝 iii
目錄 iv
表目錄 vi
圖目錄 vii
第一章 緒論 1
1.1 背景 1
1.2 研究動機 2
第二章 多輸入多輸出系統 4
2.1 MIMO系統 4
2.1.1 系統架構 4
2.1.2 通道容量 5
2.2 空間多工 6
2.3 空間多工解碼演算法 7
2.3.1 線性解碼 7
2.3.2 非線性解碼 8
2.4 偵測器解調輸出 11
2.4.1 硬性解調輸出 11
2.4.2 軟性解調輸出 12
2.4.3 比較硬性解調與軟性解調有無通道編碼的差異 13
2.4.4 非線性解碼多輸入多輸出偵測器軟性解調輸出 15
第三章 軟性解調適應性K最佳演算法 17
3.1 非線性軟性解調輸出之偵測器簡化 17
3.2 候選列表產生器 19
3.2.1. 實數訊號模型 19
3.2.2. 適應性K最佳演算法 20
3.2.3. 適應性SIC判斷機制 23
3.2.4. 適應性K可調整機制 23
3.3 複雜度與效能分析 29
第四章 軟性解調適應性K最佳偵測器架構 32
4.1 基本電路介紹 33
A. 位移乘法器(Shift multiplier) 33
B. 最小值搜尋器(Minimum Finder) 34
C. 二進位切片器(Binary Slicer) 34
4.2 候選列表產生器 35
4.3 軟性值產生器(Soft value generator) 40
第五章 晶片實現 42
5.1 設計流程 42
5.2 定點數模擬分析 43
5.3 FPGA驗證 45
5.4 晶片設計結果 46
5.5 與其他文獻比較 48
第六章 結論與未來展望 50
參考文獻 51
[1] K.-W. Wong, C.-Y. Tsui, R. S.-K Cheng and W.-H. Mow, “A VLSI architecture of a K-best lattice decoding algorithm for MIMO channels.” in Proc. ISCAS, May 2002, pp. 273-276.
[2] H. Kawai, K. Higuchi, N. Maeda, and M. Sawahashi, “Adaptive Control of Surviving Symbol Replica Candidates in QRM-MLD for OFDM MIMO Multiplexing,” IEEE Journal on Selected Areas in Communications, Vol. 24, pp. 1130-1140, 2006
[3] E. Perahia, R. Stacey, “Next Generation Wireless LANs: Throughtput, Robustness, and Reliability in 802.11n” Cambridge University Press, Sep. 2008.
[4] E. Teletar. “Capacity of multi-antenna Gaussian channels.” European Transactions Telecommunications, pp. 585-595., Nov.-Dec. 1999.
[5] Babak Hassibi and Haris Vikalo, “On the Sphere-Decoding Algorithm I. Expected Complexity.” IEEE Transaction on Signal. Proc, VOL.53,NO.8 ,AUGUST 2005
[6] A. Burg, M. Borgmann, M. Wenk, M. Zellweger, W. Fichtner, and H. Bolcskei, “VLSI implementation of MIMO detection using the sphere decoding algorithm.” IEEE J. Solid-State Circuit, vol. 40, pp. 1566-1577., 2005.
[7] C. Studer, A. Burg, and H. Bolcskei, “Soft-output sphere decoding:Algorithm and VLSI implementation,” IEEE J. Sel. Areas Commun., vol. 26, no. 2, pp. 290-300., 2008.
[8] M. Wenk, M. Zellweger, A. Burg, N. Felber and W. Fichtner “K-best MIMO detection VLSI architectures achieving up to 424 Mbps.” in proc ISCAS 2006, pp. 1151-1154
[9] LAN/MAN Standards Committee, “IEEE Standard for Information technology –Telecommunications and information exchange between systems-Local and metropolitan area networks-Specific requirements.” IEEE 3 Park Avenue New York 10016-5997, USA 29 October 2009
[10] M. Wenk, M. Zellweger, A. Burg, N. Felber and W. Fichtner “K-best MIMO detection VLSI architectures achieving up to 424 Mbps.” in proc ISCAS 2006, pp. 1151-1154
[11] Yong Soo Cho, Jaekwon Kim, Won Young Yang, Chung G. Kang,” MIMO-OFDM WIRELESS COMMUNICATIONS WITH MATLAB.” 2010.
[12] Bertrand M. Hochwald and Stephan ten Brick, ”Achieving Near-Capacity on a Multiple-Antenna Channel.” IEEE Trans. Commun., vol.51, no.3, pp. 389-399, Mar. 2003
[13] Z. Guo and P. Nilsson, “Algorithm and implementation of the K-best sphere decoding for MIMO detection.” IEEE Journal on Selected Areas in Communications, vol. 24, no. 3, pp. 491–503, 2006.
[14] S. Verdu, Multiuser detection, p. 369-409. Cambridge University Press, 1998.
[15] A. Wiesel, X. Mestre, Al. Pages, and J. Fonollosa, “Efficient implementation of sphere demodulation,” presented at the IEEE SPAWC, 2003.
[16] M.-Y. Huang and P.-Y. Tsai, “Toward Multi-Gigabit Wireless: Design of High-Throughput MIMO Detectors With Hardware-Efficient Architecture,” IEEE Transactions on Circuits and Syst. I: Regular Papers, vol. 61, no. 2, pp. 613–624, Feb 2014
[17] S.-K. Lin and M.-T. Shiue, “Design od Configurable K-Best MIMO Detector for 2x2, 4x4 and 8x8 Data Streams.’ National Central University thesis, 2010.
[18] Y. Sun and R. Cavallaro, “Trellis-Search Based Soft-Input Soft-Output MIMO Detector: Algorithm and VLSI Architecture,” IEEE Transactions on Signal Processing , February 2012, pp.2617-2627
[19] C. Ju, J. Ma and C.Tian, “VLSI Implementation of An 855 Mbps High Performance Soft-output K-Best MIMO Detector.” in Proc. ISCAS, August 2012
[20] P. Adeva and P.Fettweis, “Efficient Architecture for Soft-Input Soft-Output Sphere Detection With Perfect Node Enumeration,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, March 2016, pp.2932-2945
[21] C.-F. Liao, J.-Y. Wang, and Y.-H. Huang, “A 3.1 Gb/s 8 × 8 sorting reduced K-Best detector with lattice reduction and QR decomposition,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 22, no. 12, pp. 2675–2688, Feb. 2014
[22] C. Zhang, L. Liu, D. Markovic, and V. ´ Owall, “A heterogeneous reconfig- ¨ urable cell array for mimo signal processing,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 62, no. 3, pp. 733–742, Mar. 2015
[23] G.-H. Lee and T.-H. Kim, “Implementation of a near-optimal detector for spatial modulation MIMO systems,” IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 63, no. 10, pp. 954–958, Oct. 2016.
[24] P.-L. Chiu, L.-Z. Huang, L.-W. Chai, C.-F. Liao, and Y.-H. Huang, “A 684mbps 57mw joint qr decomposition and mimo processor for 4 × 4 mimo-ofdm systems,” in Solid State Circuits Conference (ASSCC), 2011 IEEE Asian, Nov 2011, pp. 309–312.
電子全文 電子全文(網際網路公開日期:20220731)
連結至畢業學校之論文網頁點我開啟連結
註: 此連結為研究生畢業學校所提供,不一定有電子全文可供下載,若連結有誤,請點選上方之〝勘誤回報〞功能,我們會盡快修正,謝謝!
QRCODE
 
 
 
 
 
                                                                                                                                                                                                                                                                                                                                                                                                               
第一頁 上一頁 下一頁 最後一頁 top
無相關論文
 
無相關期刊
 
無相關點閱論文
 
系統版面圖檔 系統版面圖檔