近年來，時效性網絡（TSN）技術發展迅速。透過標準以太網路協定，時效性網絡訂定了標準時間同步和確定性網絡通信。 時效性網絡橋接器是隸屬在開放式系統互連通訊參考模型(OSI)的第二層網絡設備。它在網絡中起著重要作用，並支持及拓展時效性網路的功能。例如：時效性網絡橋接器增加以太網路上的安全性、頻寬以及其他功能並提供眾多優勢以太網路協議。但是，由於時效性網絡上的複雜功能特性使得時效性網絡橋接器的晶片設計複雜性大幅提升。因此隨著複雜度越高，越難以驗證時效性網絡橋接器晶片的功能正確性。為了這個議題，我們設計並實現了時效性網絡橋接器的驗證平台，平台主要驗證時效性網絡橋接器的功能正確性。我們使用硬件描述和硬件驗證語言SystemVerilog基於功能斷言的驗證來實現我們的設計和測試的方法。在本文中，我們針對IEEE-802.1CB和IEEE-802.1Qci，這兩個時效性網絡功能的一部分是提供網路上的安全性和冗餘功能，並在其功能上產生許多斷言項目。最後，我們將展示時效性網絡特徵的擁有高斷言覆蓋率。

In recent year, time-sensitive networking (TSN) technology has developed to include standard time synchronization and deterministic network communication over standard Ethernet. TSN Bridge is a layer 2 network device, which plays a important role in network and supports TSN feature, such as continuing improvements in Ethernet security, bandwidth, and other capabilities and provides numerous advantages over today’s standard and specialty Ethernet protocols. However, due to complex functional features on the TSN Bridge chip, the design complexity has dramatically increased. It is more and more difficult to verify functional correctness on TSN Bridge chip because of its complicated design. As a result, we propose a verification platform architecture to focus on verifying functionality of TSN Bridge. Moreover, we use hardware description and hardware verification language SystemVerilog to implement our design and test cases with functional assertion-based verification methodology. In our thesis, we focus on IEEE-802.1CB and IEEE-802.1Qci, which is part of TSN feature that provide security and redundancy on network, and generate many assertion item on it. In the end, we will show the high ratio of assertion coverage on TSN feature with our test cases.

誌謝 i
摘要 ii
Abstract iii
1 Introduction 5
2 Preliminaries 7
2.1 Time-sensitive network 7
2.2 Network Bridge 9
2.3 Verification Methodology 9
3 TSN Bridge Verification Platform 11
3.1 Architecture 11
3.2 Component Behavior 12
3.2.1 Generator 12
3.2.2 Monitor 13
3.2.3 Scoreboard 13
3.2.4 Coverage 13
4 Test Case Generation 16
4.1 PerStream Filtering and Policing 16
4.2 Frame Replication and Elimination For Reliability 17
5 Experimental Result 21
6 Conclusion 23
Bibliography 24

[1] IEEE, "IEEE Std. 802.1Q2018, Bridges and Bridged Networks,"
[2] IEEE, "IEEE Std. 802.1CB-Frame Replication and Elimination for Reliability,"
[3] IEEE, "IEEE Standard for a Precision Clock Synchronization Protocol for Networked Measurement and Control Systems,"IEEE Instrumentation and Measurement Society, 2008.
[4] SANTITORO, Ralph. Bandwidth profiles for Ethernet services 2004.
[5] Z. Wang, C. Yang, H. Chen, and Y. Xie, "Design and implementation of ASIC verification platform for the SAR algorithm,"in Proc. IET Int. Radar Conf., Hangzhou, China, 2015, pp. 1-5.
[6] Kong, Lu, et al, "Design of ASIC verification platform based on VMM methodology,"ASIC, 2009. ASICON’09. IEEE 8th International Conference on. IEEE, 2009, pp. 12721275.
[7] Hyuntae Cho, Youngwoo Jin, Jusik Heo and Yunju Baek, "Implementation of a PTP Bridge to Extend IEEE 1588 to Zigbee Networks,"2010 10th IEEE International Conference on Computer and Information Technology (CIT 2010) , 2010.
[8] Yangyang Li, Wuchen Wu, LigangHou, Hao Cheng, "A Study on the AssertionBased Verification of Digital IC," in Proc. of Second International Conference on Information and Computing Science, 2009, pp. 25-28.
[9] Hany A, Ismail A, Kamal A, Badran M, "Approach for a unified functional verification flow," 2013 Saudi International Electronics, Communication and Photonics Conference (SEICPC), 2013, pp. 1-6.
[10] K. Datta and P. P. Das, "Assertion based verification using hdvl," in 17th International Conference on VLSI Design (VLSI Design 2004), with the 3rd International Conference on Embedded Systems Design, 5-9 January 2004, Mumbai, India, 2004, pp. 319-325.
[11] P. N. Karthik and K. Suresh, "Devise and establishment of property specification language to verify the complex behaviour of FPGA ethernet IP core,"2016 IEEE International Conference on Recent Trends in Electronics, Information Communication Technology (RTEICT), 2016, pp. 763-768.
[12] YongJim Oh, GiYong Song, "Simple hardware verification platform using systemverilog,"IEEE TENCON2011, 2011, pp. 1414-1417.
[13] H. Lim, D. Herrscher, and L. Volker, "IEEE 802.1 AS time synchronization in a switched Ethernet based incar network," in Proc. IEEE VNC, 2011, pp. 147-154.
[14] S. S. Craciunas, R. S. Oliver, M. Chmelik, and W. Steiner, "Scheduling realtime communication in IEEE 802.1Qbv time sensitive networks," in Proc. ACM Int. Conf. Real Time Netw. Syst., 2016, pp. 183-192.
[15] P. Yeung and K. Larsen, "Practical assertionbased formal verification for SoC designs,"in Proc. Int. Symp. Syst.onChip, Tampere, Finland, 2005, pp. 58-61.
[16] M. Bartley, D.Galpin, T.Blackmore, "A Comparison of Three Verification Techniques: Directed Testing, PseudoRandom Testing and Property Checking," In proceeding of the 39th ACM/IEEE Design Automation Conference (DAC), 2002, pp. 819-823.