|
[1]陳良榕, 鄧凱元, "5大企業CEO看物聯網未來," 天下雜誌, 2015. https://www.cw.com.tw/article/article.action?id=5067589 [2]H.-W. Kim, S.-H. Ann, and N.-S. Kim, "CMOS integrated time-mode temperature sensor for self-refresh control in DRAM memory cell," IEEE Sensors Journal, vol. 16, no. 17, pp. 6687-6693, Sep. 2016. [3]Q. Huang, H. Joo, J. Kim, C. Zhan, and J. Burm, "An energy-efficient frequency-domain CMOS temperature sensor with switched vernier time-to-digital conversion," IEEE Sensors Journal, vol. 17, no. 10, pp. 3001-3011, May 2017. [4]J. Jayarajan, R. Kumaran, S. Paul, R.-M. Parmar, and P. Koringa, "Design of high precision electronics for laser range finder," IEEE Recent Advances in Intelligent Comp. Syst., Feb. 2014, pp. 1-6. [5]Y. Li, H. Yu, S. Liu, X. Huang, and L. Jiang, "A CMOS time-to-digital converter for real-time optical time-of-flight sensing system," IEEE Communications Magazine, vol. 56, no. 8, pp. 113-119, Aug. 2018. [6]V.-N. Nguyen, D.-N. Duong, Y. Chung, and J.-W. Lee, "A cyclic vernier two-step TDC for high input range time-of-flight sensor using startup time correction technique," Sensors, vol. 18, no. 11, pp. 1-19, Nov. 2018. [7]I. Nissinen, J. Nissinen, P. Keränen, D. Stoppa, and J. Kostamovaara, "A 16×256 SPAD line detector with a 50-ps, 3-bit, 256-channel time-to-digital converter for raman spectroscopy," IEEE Sensors Journal, vol. 18, no. 9, pp. 3789-3798, Mar. 2018. [8]T.-A. Abbas, N.-W. Dutton, O. Almer, N. Finlayson, F.-M.-D. Rocca, and R. Henderson, "A CMOS SPAD with a multi-event folded flash time-to-digital converter for ultra-fast optical transient capture," IEEE Sensors Journal, vol. 18, no. 8, pp. 3163-3173, Apr. 2018. [9]J.-Y. Won, S.-I. Kwon, H.-S. Yoon, G.-B. Ko, J.-W. Son, and J.-S. Lee, "Dual-phase tapped-delay-line time-to-digital converter with on-the-fly calibration implemented in 40 nm FPGA," IEEE Trans. Biomed. Circuits Syst., vol. 10, no. 1, pp. 231-242, Feb. 2016. [10]S.-U. Rehman, M.-M. Khafaji, C. Carta, and F. Ellinger, "A 16 mW 250 ps double-hit-resolution input-sampled time-to-digital converter in 45 nm CMOS," IEEE Trans. on Circuits and Syst. II, Exp. Briefs, vol. 65, no. 5, pp. 562-566, May 2018. [11]P. Lu, A. Liscidini, and P. Andreani, "A 3.6mW, 90 nm CMOS gated-vernier time-to-digital converter with an equivalent resolution of 3.2 ps," IEEE J. Solid State Circuits, vol. 47, no. 7, pp. 1626-1635, Jul. 2012. [12]J. Zhang and D. Zhou, "An 8.5 ps two-stage vernier delay line loop shrinking time-to-digital converter in 130 nm flash FPGA," IEEE Trans. Instrum. Meas., vol. 67, no. 2, pp. 406-414, Feb. 2018. [13]K. Kim, Y.-H. Kim, W. Yu, and S. Cho, "A 7 bit, 3.75 ps resolution two-step time-to-digital converter in 65 nm CMOS using pulse-train time amplifier," IEEE J. Solid State Circuits, vol. 48, no. 4, pp. 1009-1017, Apr. 2013. [14]Y. Kim and T.-W. Kim, "An 11 b 7 ps resolution two-step time-to-digital converter with 3-D Vernier space," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 61, no. 8, pp. 2326-2336, Aug. 2014. [15]K. Kim, W. Yu, and S. Cho, "A 9 bit, 1.12 ps resolution 2.5 b/stage pipelined time-to-digital converter in 65 nm CMOS using time-register," IEEE J. Solid State Circuits, vol. 49, no. 4, pp. 1007-1016, Apr. 2014. [16]J.-S. Kim, Y.-H. Seo, Y. Suh, H.-J. Park, and J.-Y. Sim, "A 300 MS/s, 1.76 ps resolution, 10 b asynchronous pipelined time-to-digital converter with on-chip digital background calibration in 0.13 um CMOS," IEEE J. Solid State Circuits, vol. 48, no. 2, pp. 516-526, Feb. 2013. [17]J. Yu, F.-F. Dai, and R.-C. Jaeger, "A 12-bit vernier ring time-to-digital converter in 0.13 um CMOS technology," IEEE J. Solid State Circuits, vol. 45, no. 4, pp. 830-842, Apr. 2010. [18]Z. Cheng, M.-J. Deen, and H. Peng, "A low power gateable vernier ring oscillator time-to-digital converter for biomedical imaging applications," IEEE Trans. Biomed. Circuits Syst., vol. 10, no. 2, pp. 445-454, Apr. 2016. [19]Y.-H. Tu, J.-C. Liu, K.-H. Cheng, and C.-Y. Chang, "Low supply voltage and multiphase all-digital crystal-less clock generator," IET Circuits, Devices Syst., vol. 12, less. 6, pp. 720-725, Jul. 2018. [20]A. Hussein, S. Vasadi, and J. Paramesh, "A 450 fs 65 nm CMOS millimeter wave time-to-digital converter using statistical element selection for all digital PLLs," IEEE J. Solid State Circuits, vol. 53, no. 2, pp. 357-374, Feb. 2018. [21]J. Wu, Q. Jiang, K. Song, L. Zheng, D. Sun, and W. Sun, "Implementation of a high precision and wide range time-to-digital converter with three level conversion scheme," IEEE Trans. on Circuits and Syst. II, Exp. Briefs, vol. 64, no. 2, pp. 181-185, Feb. 2017. [22]P. Lu, Y. Wu, and P. Andrean, "A 2.2-ps two-dimensional gated-vernier time-to-digital converter with digital calibration," IEEE Trans. on Circuits and Syst. II, Exp. Briefs, vol. 63, no. 63, pp. 1019-1023, Nov. 2016. [23]P. Keranen and J. Kostamovaara, "A wide range, 4.2 ps (rms) precision CMOS TDC with cyclic interpolators based on switched frequency ring oscillators," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 62, no. 12, pp. 2795-2805, Dec. 2015. [24]K. Kim, W. Yu, and S. Cho, "A 9 bit, 1.12 ps resolution 2.5 b/stage pipelined time-to-digital converter in 65 nm CMOS using time register, " IEEE J. Solid State Circuits, vol. 49, no. 4, pp. 1007-1016, Apr. 2014. [25]C.-Y. Yao, W.-C. Hsia, and Y.-J. Wen, "The soft-injection-locked ring oscillator and its application in a Vernier-based TDC," IEEE Trans. Instrum. Meas., vol. 63, no. 8, pp. 2064-2071,Aug. 2014. [26]H.-Y. Huang, W.-C. Hung, H.-W. Cheng, and C.-H. Lu, "All digital time-to-digital converter with high resolution and wide detect range," Engineering Letters, vol.19, no. 3, pp. 261-264, Aug. 2011. [27]N. Roy, F. Nolet, F. Dubois, M.-O. Mercier, R. Fontaine, and J.-F. Pratte, "Low power and small area, 6.9 ps rms time-to-digital converter for 3-d digital SiPM, " IEEE Trans. on Radiation and Plasma Medical Sciences, vol. 1, no. 6, pp. 486-494, Nov. 2017.
|