[1]Neil H.E Weste, David Harris,柯鴻禧、黃琪聰(譯),“COMS積體電路設計概論”,台灣培生教育出版股份有限公司,2007。
[2]謝永瑞,“VLSI概論(修訂四版)”全華科技圖書股份有限公司,2008。
[3]高德遠、康繼昌,“VLSI-系統和電路的設計原理”儒林圖書有限公司,1992。
[4]Ge Tao, Fu Xiansong, Niu Pingjuan, Yang Guanghua, and Gao Tiecheng, “High-performance floating output bandgap circuit,” 2010 2nd International Conference on Signal Processing Systems, vol.3, pp. V3-224 – V3-226, 2010
[5]B. Razavi, "Design of Analogue CMOS Integrated Circuits,” McCraw-Hill Companies Inc. Bostom. MA, 2001.
[6]Chia-Wei Chang, Tien-Yu Lo, Chia-Min Chen, Kuo-Hsi Wu, and Chung-Chih Hung, “A
Low-Power CMOS Voltage Reference Circuit Based On Subthreshold Operation,” 2007 IEEE Internationa l Symposium on Circuits and Systems, pp. 3844 – 3847, 2007.
[7]O. E. Mattia, H. Klimach, and S. Bampi “0.9 V, 5 nW, 9 ppm/oC resistorless sub-bandgap voltage reference in 0.18μm CMOS,” 2014 IEEE 5th Latin American Symposium on Circuits and Systems, pp. 1 – 4, 2014.
[8]I. Fakharyan and M. Ehsanian “A sub-1V nanowatt CMOS bandgap voltage reference with temperature coefficient of 13ppm/°C,” 2015 23rd Iranian Conference on Electrical
Engineering, pp. 1129 – 1132, 2015.
[9]D. F. Hilbiber,“A New Developments in IC Voltage Regulators,”IEEE International
Solid-State Circuits Conference,vol.VII,pp.32-33,Feb.1964.
[10]R.J. Widlar,“New Developments in IC Voltage Regulators,”IEEE International Solid-State Circuits Conference,vol.XIII,pp.158-159,Fed.1970.
[11]廖家正,“CMOS參考電壓設計”,國立虎尾科技大學電子工程系研究所碩士論文,2013年,7月。[12]Min Tan, Fan Liu, and Fei Xiang, “A novel sub-1-V bandgap reference in 0.18µm CMOS technology”, 2011 IEEE International Conference on Anti-Counterfeiting, Security and Identification, pp. 180-183, 2011
[13]E. K. F. Lee, “A low voltage CMOS bandgap reference without using an opamp” , 2009 IEEE International Symposium on Circuits and Systems, pp. 2533-2536, 2009.
[14]Wei-Bin Yang, Horng-Yuan Shih , Yu-Yao Lin, Ming-Hao Hong, Chi-Hsiung Wang, and Yu-Lung Lo, “A 1.8-V 4.36-ppm/°C-TC bandgap reference with temperature variation calibration”, 2013 International SoC Design Conference, pp. 103-106, 2013.
[15]Y. P. Tsividis and R. W. Ulmer, “A CMOS voltage reference”, IEEE J. Solid-State Circuits, vol. SC-13, pp. 774-778, Dec. 1978.
[16]G. Giustolisi, G. Palumbo, M. Criscione, and F. Cutrì, “A Low-Voltage Low-Power Voltage Reference Based on Subthreshold MOSFETs”, IEEE Journal of Solid State Circuits, vol. 38, No.1, pp. 151-154, Jan. 2003.
[17]Chia-Wei Chang, Tien-Yu Lo, Chia-Min Chen, Kuo-Hsi Wu, and Chung-Chih Hung, “A Low-Power CMOS Voltage Reference Circuit Based On Subthreshold Operation”, 2007 IEEE International Symposium on Circuits and Systems, pp. 3844-3847, 2007.
[18]P. R. Gray, P. J. Hurst, H. Lewis, and R. G. Meter, “Analysis and design of analog integrated circuits”, New York, John Wiley & Sons, Inc. 4th edition, 2001.
[19]汪天心,“改良式低功率參考電壓設計”,國立虎尾科技大學電子工程系研究所碩士論文,2017年,7月。[20]江宗殷,“溫度補償CMOS電壓參考電路”,國立清華大學工程與系統科學研究所碩士論文,2005。[21]Marco Ferro, Franco Salerno, and Rinaldo Castello,“A Floating CMOS Bandgap Voltage Reference for Differential Applications,” Fourteenth European Solid-State Circuits Conference, pp.219 – 222, Manchester, UK,1988.September.
[22]Todd L. Brook, and Alan L. Westwick,“A Low-Power Differential CMOS Bandgap Reference,” 1994 IEEE International Solid-State Circuits Conference, pp.248 – 249, San Francisco, CA, USA, 1994.February.