[1]張存續，”高速數位電路之電源完整性”，2003
[2]Frane Jian, "PI Basic–Simultaneous Switching Noise (SSN)", 2016
[3]Ivan Ndip, Florian Ohnimus, Kai Löbbicke, Micha Bierwirth, Christian Tschoban, Stephan Guttowski and Herbert Reichl, "Modeling, Quantification, and Reduction of the Impact of Uncontrolled Return Currents of Vias Transiting Multilayered Packages and Boards," IEEE Transactions on Electromagnetic Compatibility, vol. 52, no. 2, May 2010
[4]鍾明峰，”以傳輸線模型分析高速數位構裝之電源完整性”，國立中山大學電機工程研究所碩士論文，民國九十五年六月。[5]吳瑞北，” GHz 連線系統電源整合度模型化與設計(3/3)”，行政院國家科學委員會專題研究計畫成果報告，民國九十七年九月。
[6]Wataru Ichimura, Sho Kiyoshige, and Toshio Sudo, "EMI reduction by suppressing Q factor of total PDN with variable on-die capacitance and resistance," 2014 IEEE 23rd Conference on Electrical Performance of Electronic Packaging and Systems, Oct 2014
[7]IEC 61967-3, Integrated Circuits-Measurement of Electromagnetic Emissions, 150kHz to 1GHz- part3 “Measurement of Radiated Emissions-Surface Scan Method”, 2005
[8]IEC 61967-6, Integrated Circuits-Measurement of Electromagnetic Emissions, 150kHz to 1GHz- part6 “Measurement of Conducted Emissions-Magnetic Probe Method”, 2002
[9]“Products ESD Probes”, Amber Precision Instruments
[10]A. Boyer, S. Bendhia and E. Sicard, "Characterisation of electromagnetic susceptibility of integrated circuits using near-field scan," Electronics Letters, vol. 73, Issue. 1, Jan 2007
[11]陳泊佑，”近場量測技術應用於系統最佳化設計分析之研究,” 國立高雄大學電機工程學系碩士班碩士論文, 民國一百零六年[12]Bogation, E., “Signal Integrity—Simplified,” Prentice Hall, 2004.
[13]Intel, “10 nm is based upon current expectations and available information”, Mar 2017
[14]Jonghyun Cho, Youngwoo Kim, and Joungho Kim, "Analysis of glass interposer PDN and proposal of PDN resonance suppression methods," 2013 IEEE International 3D Systems Integration Conference (3DIC), Oct 2013
[15]Bogation, E., “Signal Integrity—Simplified,” Prentice Hall, 2004.
[16]J Bobae Kim and Dong Wook Kim, "Improvement of Simultaneous Switching Noise Suppression of Power Plane using Localized Spiral-Shaped EBG Structure and λ/4 Open Stubs," 2007 Asia-Pacific Microwave Conference, Dec 2007
[17]Shuhua Wen, Jinling Zhang and Yinghua Lu, "Modeling and Quantification for Electromagnetic Radiation of Power-Bus Structure With Multilayer Printed Circuit Board," IEEE Transactions on Components, Packaging and Manufacturing Technology, vol. 6, Issue. 1, Jan 2016
[18]Hsin Chan Hsieh, Hao Wei Chan, Yu Cong Wang, Ying Hsi Lin, Wen Shan Wang, Shih Hung Wang, and Ruey Beei Wu, "Non-Periodic Flipped EBG for Dual-Band SSN Mitigation in Two-Layer PCB," IEEE Transactions on Components, Packaging and Manufacturing Technology, vol. 9, Issue. 9, Sept 2019
[19]Ivan Ndip, Kai Löbbicke, Christian Tschoban, Christian Ranzinger, Karim Richlowski, Andreas Contag, Herbert Reichl, Klaus Dieter Lang and Heino Henke, "On the Optimization of the Return Current Paths of Signal Vias in High-Speed Interposers and PCBs using the M3-Approach," 2014 IEEE International Symposium on Electromagnetic Compatibility (EMC), Aug 2014
[20]Xiao-Xiao Wang and Dong-Lin Su, "The Influence of Power/Ground Resonance to Via's SSN Noise Coupling in Multilayer Package and Three Mitigating Ways," 2006 International Conference on Electronic Materials and Packaging, Dec 2006
[21]Jian Pan, Yu-Shan Li1, Jian-Min Lu1, Xiang-Yang Liu and Wen-Jing Zhao, "Wideband Simultaneous Switching Noise Isolation in Power/Ground Cavity Structure with Complementary Split Ring Resonators," 2014 7th International Conference on Intelligent Computation Technology and Automation, Oct 2014
[22]謝昕峯，”基於近場量測技術之晶片層級電磁干擾研究”，國立中山大學電機工程研究所碩士論文，民國一百零一年七月。[23]杜孟樺，”近場量測技術應用於構裝電路之差動串音干擾與訊號不連續測試研究”，國立高雄大學電機工程學系研究所碩士論文，民國一百零五年七月。[24]許仁芳，”系統構裝電磁輻射干擾抑制與模型化研究,” 國立高雄大學電機工程學系碩士班碩士論文, 民國一百零三年.