(54.236.62.49) 您好!臺灣時間:2021/02/26 07:48
字體大小: 字級放大   字級縮小   預設字形  
回查詢結果

詳目顯示:::

我願授權國圖
: 
twitterline
研究生:廖紘緯
研究生(外文):Liao,Hong-Wei
論文名稱:改善循環摺疊疊接放大器迴轉率之研究
論文名稱(外文):The Study of Slew Rate Enhancement for Recycling Folded Cascode Amplifier
指導教授:郭柏佑郭柏佑引用關係
指導教授(外文):Kuo,Po-Yu
口試委員:薛雅馨呂啟彰
口試委員(外文):Hsueh,Ya-HsinLu,Chi-Chang
口試日期:2020-01-13
學位類別:碩士
校院名稱:國立雲林科技大學
系所名稱:電子工程系
學門:工程學門
學類:電資工程學類
論文種類:學術論文
論文出版年:2020
畢業學年度:108
語文別:中文
論文頁數:71
中文關鍵詞:高增益電路高速電流鏡迴路直流增益迴轉率增益頻寬相位邊限
外文關鍵詞:Slew Rate Enhancement For Recycling Folded Cascode AmplifierHigh gain circuitDC GainSlew RateShunt Current Sourcesdamping factorGain BandwidthPhase Margin
相關次數:
  • 被引用被引用:0
  • 點閱點閱:34
  • 評分評分:系統版面圖檔系統版面圖檔系統版面圖檔系統版面圖檔系統版面圖檔
  • 下載下載:0
  • 收藏至我的研究室書目清單書目收藏:0
本論文提出一個改善循環摺疊疊接放大器迴轉率之放大器電路,改善電路直流增益及迴轉率,使用TSMC 0.18um 1P6M CMOS 製程技術來實現電路晶片。此論文提出的放大器是利用高增益電路、Shunt Current Sources及Damping Factor來提升電路的直流增益、增益頻寬以及電壓迴轉率,模擬結果顯示本論文所提出放大器較優於傳統循環摺疊疊接放大器。此電路以1.8V供應電壓與5pF負載電容來模擬放大器電路,模擬結果顯示所該放大器效能可達到直流增益為88.56dB,電壓迴轉率為65.7V⁄μs,增益頻寬為138.12MHz,相位邊限為〖 68.7〗^°。
This study presented a slew rate enhancement for recycling folded cascode amplifier and it improved the DC gain and slew rate than traditional recycling folded cascode amplifier. The proposed circuit has been implemented and verified using TSMC 0.18um 1P6M CMOS process with 1.8V power supply and 5pF capacitor load. This circuit simulation results showed that the proposed circuit achieve better preformance than traditional recycling folded cascade structure. This circuit enhances the dc gain, gain bandwidth, and slew rate by applying the high-gain circuit, shunt current sources , and damping factor. From the simulation results, the proposed amplifier can achieve 88.56dB DC gain, 65.7V⁄μs slew rate, 138.12MHz gain-bandwidth and 〖68.7〗^° phase margin.
摘要 i
Abstract ii
誌謝 iii
目錄 iv
表目錄 vi
圖目錄 vii
第一章 緒論 1
1.1 研究背景 1
1.2 研究動機 2
第二章 放大器電路架構基礎理論 6
2.1 運算放大器架構與簡介 6
2.2 放大器電流源種類與架構原理 9
2.2.1 基本電流鏡(Basic current mirror) 9
2.2.1 疊接電流鏡(Cascode current mirror) 10
2.3 運算放大器規格參數與特性 13
2.3.1 直流增益(DC gain) 13
2.3.2 相位邊限(Phase margin, PM) 14
2.3.3 單位增益頻率(Unity-gain frequency, UGF) 15
2.3.4 電壓迴轉率(Slew rate, SR) 16
2.3.5電源供應抑制比(Power supply rejection ratio, PSRR) 17
2.4 兩級放大電路 17
2.4.1 相位邊限(Phase margin, PM) 21
2.4.2 單位增益頻率(Unity-gain frequency, UGF) 21
2.4.3 電壓迴轉率(Slew rate, SR) 22
2.5 運算放大器架構比較與應用 23
2.6 循環摺疊疊接放大器架構原理 25
第三章 改善循環摺疊疊接放大器迴轉率之設計 29
3.1 改善迴轉率之循環摺疊疊接放大器 29
3.2 巢式米勒補償法 31
3.3 改善迴轉率之循環摺疊疊接放大器電路架構與原理 34
第四章 電路模擬結果與分析 41
4.1 改善迴轉率之循環摺疊疊接放大器表示模型模擬與分析 41
4.2 電路佈局 49
4.3 效能參數比較 50
第五章 結論 51
參考文獻 52
附錄 : 口試委員提問 55



1.P. Y. Wu, V. S.-L. Cheung, and H. C. Luong, “A 1-V 100-MS/s 8-bit CMOS switched-opamp pipelined ADC using loading-free architecture,” IEEE J. Solid-State Circuits, vol. 42, no. 4, pp. 730-738, Apr. 2007.
2.R. Assaad, and J. Silva-Martinez, “The recycling folded cascode: A general enhancement of the folded cascode Amplifier,” IEEE J. Solid-State Circuits, vol. 44, no. 9, pp. 2535-2542, Sep. 2009.
3.P. Vajpayee, A. Srivastava, S. S. Rajput, and G. K. Sharma, “Low voltage regulated cascode current mirrors suitable for sub-1v operation,” 2010 IEEE Asia Pacific Conf. Circuits Syst. (2010 APCCAS), pp. 584–587, Dec. 2010.
4.B. A. Minch, “Low-Voltage Wilson Current Mirrors in CMOS,” 2007 IEEE International Symposium on Circuits and Systems (2007 ISCAS), pp. 2220- 2223, May 2007.
5.A. S. Sedra, and K. C. Smith, “Microelectronic circuits,” 5^th Edition, Oxford University Press, 2003.
6.T. Stockstad, and H. Yoshizawa, “A 0.9-V 0.5-μA rail-to-rail CMOS operational amplifier,” IEEE Journal of Solid-State Circuits, vol. 37, no. 3, pp. 286–292, Mar. 2002.
7.M. Akbari, “Single-stage fully recycling folded cascode OTA for switched-capacitor circuits,” Electronics Letters, vol. 51, no. 13, pp. 977-979, June. 2015.
8.J. Adut, J. Silva-Martinez, and M. Rocha-Perez, A 10.7-MHz sixth-order SC ladder filter in 0.35μm CMOS technology,”IEEE Trans. Circuits and SystemsⅠ: Reg. Papers, vol. 53, no. 8, pp. 1625-1635, Aug. 2006.
9.K. N. Leung, and P. K. T. Mok, “Nested Miller compensation in low-power CMOS design,” IEEE Trans. Circuits and SystemsⅡ, vol. 48, no. 4, pp. 388-394, Apr. 2001.
10.A. König, “Design of a folded cascode operational amplifier in high voltage CMOS technology,” Benjamin LUTGEN, 2008.
11.G. C. Temes, and J. W. LaPatra, “Introduction to Circuit Synthesis and Design,” 1st Edition, New York: McGraw-Hill, 1977.
12.J. W. Nilsson, Electric circuits, 4th Edition. USA: Addison Wesley, 1993.
13.A. Mesri, M. M. Pirbazari, K. Hadidi, and A. Khoei, “High gain two-stage amplifier with positive capacitive feedback compensation,” IET Circuits Devices Systems, vol. 9, no. 3, pp. 181-190, Aug. 2015.
14.M. M. Amourah, and R. L. Geiger, “Gain and bandwidth boosting techniques for high-speed operational amplifiers,” 2001 IEEE International Symposium on Circuits and Systems (2001 ISCAS), vol. 1, pp. 232-235, May. 2001.
15.X. Zhao, H. Fang, and J. Xu, “Phase-margin enhancement technique for recycling folded cascode amplifier,” Analog Integrated Circuits and Signal Processing, vol. 74, no. 2, pp. 479-483, Feb. 2013.
16.Z. Yan, P. I. Mak, and R. P. Martins, “Double recycling technique for folded-cascode OTA,” Analog Integrated Circuits and Signal Processing, vol. 71, no. 1, pp. 137–141, Apr. 2012.
17.K. N. Leung, P. K. T. Mok, W.-H. Ki, and J. K. O. Sin, “Three-stage large capacitive load amplifier with damping-factor-control frequency compensation, ” IEEE J. Solid-State Circuits., vol. 35, pp. 221-230, Feb. 2000.
18.S. Guo, and H. Lee, “Dual active-capacitive-feedback compensation for low-power large-capacitive-load three-stage amplifiers,” IEEE J. Solid-State Circuits., vol. 46, pp. 542-464, Dec. 2011.
19.L. Zhang, Z. Chang, Y. Wang, and Z. Yu, “Current-reuse single Miller feedforward compensation for multi-stage amplifiers,” IET Electron. Lett, vol. 49, no. 2, pp. 94-96, Jan. 2013.
20.Q. Cheng, W. Li, X. Tang and J. Guo, “A cascode Miller compensated three-StageAmplifier with Local Q-Factor Control for wide Capacitive Load Applications,” 2017 IEEE International Symposium on Circuits and Systems (ISCAS), pp. 1-4, Aug. 2017.
21.D. S. Zhu. “A transconductance‐enhancement cascode Miller compensation for low‐power multistage amplifiers,”Microelectronics J.Mar, vol.73, no.3 , pp.94‐100, Mar. 2018

電子全文 電子全文(網際網路公開日期:20250224)
QRCODE
 
 
 
 
 
                                                                                                                                                                                                                                                                                                                                                                                                               
第一頁 上一頁 下一頁 最後一頁 top
系統版面圖檔 系統版面圖檔