臺灣博碩士論文加值系統

摘要 i
ABSTRACT ii
誌謝 iv
表目錄 viii
圖目錄 ix
第一章 緒論 1
1.1 研究動機與背景 1
1.2 論文架構 2
第二章 三角積分調變原理與系統架構 3
2.1 類比數位轉換器基本原理 3
2.1.1 奈奎斯特取樣率之類比數位轉換器 4
2.1.2 超取樣類比數位轉換器 6
2.2 量化器 7
2.2.1 一位元量化器 7
2.2.2 多位元量化器 8
2.2.3 量化誤差 9
2.3 三角積分類比數位轉換器概述 9
2.3.1 一階雜訊頻移 11
2.3.2 多階雜訊移頻 13
2.4 三角積分調變架構介紹 15
2.4.1 回授架構 15
2.4.2 前饋架構 16
2.4.3 多級雜訊移頻架構 18
2.5 效能標準定義 19
2.5.1 訊號雜訊比 19
2.5.2 訊號雜訊失真比 19
2.5.3 動態範圍 19
2.5.4 有效位元數 19
2.5.5 總諧波失真 20
2.6 電路非理想效應 20
2.6.1 雜訊 21
2.6.2 傳輸誤差 21
2.6.3 開關脈衝穿透 22
第三章 二加一階三角積分調變器電路實現 24
3.1 電路設計流程 24
3.2 二加一階系統架構與MATLAB行為模擬 25
3.3 子電路設計與模擬 27
3.3.1 切換電容式積分器 27
3.3.2 二階米勒補償運算放大器 29
3.3.3 共模回授 32
3.3.4 比較器 33
3.3.5 重疊時脈產生器 34
3.3.6 靴帶式開關 36
3.3.7 數位消除電路 37
3.4 二加一階切換電容式三角積分調變器全系統模擬 43
第四章 整體電路佈局與模擬結果 47
4.1 佈局考量 47
4.2 電路佈局 48
4.3 佈局後模擬 49
第五章 總結與未來研究方向 51
5.1 總結 51
5.2 未來研究方向 51
參考文獻 52

[1]M. Pavlik, J. Haze and R. Vrba, “Switched Current 12-Bit Capacity to Digital Delta-Sigma Modulator,” IEEE International Symposium on Circuits and Systems, 2008.
[2]M. C. Huang and S. I. Liu, “A Fully Differential Comparator-Based Switched-Capacitor ΔΣ Modulator,” IEEE Transactions on Circuits and Systems II: Express Briefs, April. 2009.
[3]R. Jacob Baker, CMOS: Mixed-Signal Circuit Design, Volume II, IEEE, Inc., 2002.
[4]D. A. Johns and K. Martin, Analog Integrated Circuit Design, John Wiley & Sons, Inc., 1997.
[5]B. Pandita, Oversampling A/D Converters with Improved Signal Transfer Functions, Springer, Canada, 2011, pp.79-85.
[6]F. Munoz, K. Philips and A. Torralba, "A 4.7mW 89.5dB DR CT complex Delta Sigma ADC with built-in LPF, " ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005., 2005, pp. 500-613.
[7]S. R. Norsworthy, R. Schreier and G. C. Temes, “Delta-Sigma data converters : theory, design and simulation,” New York: IEEE Press, 1996.
[8]Y. Matsuya, K. Uchimura, A. Iwata, T. Kobayashi, M. Ishikawa and T. Yoshitome, "A 16-bit oversampling A-to-D conversion technology using triple-integration noise shaping," in IEEE Journal of Solid-State Circuits, vol. 22, no. 6, pp. 921-929.
[9]B. E. Jonsson, Ericsson radio syatems AB, switched-current signal processing and A/D conversion circuits : design and implemintation, Klower Academic Publishers, Boston, 2000.
[10]H. Zare-Hoseini and I. Kale, "On the effects of finite and nonlinear DC-gain of the amplifiers in switched-capacitor delta-sigma modulators," IEEE International Symposium on Circuits and Systems, 2005.
[11]Behzad Razavi, Design of Analog CMOS Integrated Circuit, McGraw-Hill, New York, 2001.
[12]S. Rabii and B. A. Wooley, The Design of Low-Voltage, Low-Power sigma-Delta
Modulators, Kluwer Academic Publishers, 1999.
[13]J. Aguado-Ruiz, A. Lopez-Martin, J. Lopez-Lemus and J. Ramirez-Angulo, "Power Efficient Class AB Op-Amps With High and Symmetrical Slew Rate," in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 22, no. 4, pp. 943- 947, April 2014
[14]B. Razavi, "The Bootstrapped Switch [A Circuit for All Seasons]," in IEEE Solid-State Circuits Magazine, vol. 7, no. 3, pp. 12-15, Summer 2015.
[15]A. Paul, “Compact Power-Efficient Static Class-AB Miller Op-amp with Enhanced Large and Small Signal Figures of Merit,” IEEE J. Solid-State Circuits, September. 2021.
[16]S. Rabii and B. A. Wooley, "A 1.8-V digital-audio sigma-delta modulator in 0.8μm CMOS, " IEEE J. Solid-State Circuits, vol. 32, no. 6, June 1997, pp. 783-796.
[17]Z. A. A. Aziz, T.Z.A. Zulkifli and B. Saibon, “A 1.8-V fully differential 2-stage OPAMP switched-capacitor delta-sigma modulator for Bluetooth application,” 2004 IEEE International Conference on Semiconductor Electronics, December. 2004.
[18]B. Jose, L. Jose, R. S. Kiruba and P. M. Ekka, “Two Stage Class AB Op-Amp for Video Applications,” 2019 3rd International Conference on Trends in Electronics and Informatics, October. 2019.
[19]A. R. Jesus, “Power Efficient Class AB Op-Amps With High and Symmetrical Slew Rate,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 22, no. 4, April. 2014.
[20]E. Kargaran,H. Khosrowjerdi and K. Ghaffarzadegan, “A 1.5 v High Swing Ultra-Low-Power Two Stage CMOS OP-AMP in 0.18 µm Technology,” IEEE J. Solid-State Circuits, August. 2010.
[21]M. A. Sohel, K.Chenna, K. Reddy, S. A. Sattar and S. Jabeen, “A 15 Bit 95 dB Low Power Discrete Time Sigma Delta Modulator,” IEEE J. Solid-State Circuits, December. 2012.
[22]X. Qian and T. H. Teo, “A low power low voltage gain controllable sigma-delta modulator,” IEEE J. Solid-State Circuits, January. 22, 2010.
[23]R. Liang, Z. Li, B. Zhao, S. Cui, G. Wang and Y. Chang, "A CMOS third-order 2-1 cascade sigma-delta modulator," 2014 12th IEEE International Conference on Solid-State and Integrated Circuit Technology (ICSICT), Guilin, China, 2014, pp. 1-3.
[24]H. Li, F. Wu, M. Zhao, Z. Chen, W. Lu and Y. Zhang, "A novel MASH 2-1 sigma-delta A/D converter with high-to-low conversion for closed-loop MEMS accelerometer interface," 2016 IEEE International Nanoelectronics Conference (INEC), Chengdu, China, 2016, pp. 1-2.
[25]Yue Cheng Huang, Zhi Gang Wang, Wen Feng Liu and Xing Zheng, "Design of a Delta-Sigma Modulator structured in MASH 2-1-2 with dither of error feedback," 2011 International Conference on Applied Superconductivity and Electromagnetic Devices, Sydney, NSW, 2011, pp. 33-36.
[26]Y. Tang, X. Chen and H. Zhu, "A 108-dB SNDR 2–1 MASH ΔΣ Modulator with First-Stage Multibit for Audio Application," 2018 IEEE 3rd International Conference on Integrated Circuits and Microsystems (ICICM), Shanghai, China, 2018, pp. 336-340.
[27]X. Hao, J. Chen, L. Meng, M. Zhao and Z. Tan, "A 94.6dB-SNDR 50kHz-BW 1-1-1 MASH ADC Using OTA-FIA Based Integrators," 2023 IEEE International Symposium on Circuits and Systems (ISCAS), Monterey, CA, USA, 2023, pp. 1-4.
[28]Y. Geerts, A. M. Marques, M. S. J. Steyaert and W. Sansen, "A 3.3-V, 15-bit, delta-sigma ADC with a signal bandwidth of 1.1 MHz for ADSL applications," in IEEE Journal of Solid-State Circuits, vol. 34, no. 7, pp. 927-936, July 1999.
[29]姚學儒，切換電容式三角積分調變器設計與實作，碩士論文，國立臺北科技大學電機工程系研究所，臺北，2007。
[30]李念祖，具數位消除電路之四級MASH切換電流式三角積分調變器，碩士論文，國立臺北科技大學電機工程系所，臺北，2013。
[31]賴瑛姿，三階多位元切換電流式三角積分調變器之設計與實現，博士論文，國立台北科技大學電機工程系研究所，臺北，2013。
[30]藍永吉，具數位消除電路之2+1階切換電流式三角積分類比數位轉換器，碩士論文，國立臺北科技大學電機工程研究所，臺北，2015。