臺灣博碩士論文加值系統

一般而言，在測試模式環境下，由於過多的轉換動作(switching activity)而導致耗能會比正常運作模式環境下來得高。我們必須盡可能地避免高耗能的發生，因為高耗能產生嚴重的壓降(IR drop)影響而造成邏輯閘的延遲時間增加，這樣的測試環境太嚴苛，這會使得一片好的晶片可能在經過測試時被判斷成有錯誤的晶片，導致過度測試(overkill)。
為了避免過度刪除情況發生，許多低耗能測試研究已經被提出來降低過高的轉換動作，但過度地降低轉換動作，有可能造成測試環境從嚴苛轉變為鬆散，而原本有錯誤的晶片可能在測試時被判斷為好的晶片，導致測試逃脫(test escape)。
本論文提出了考慮壓降分佈的測試圖樣產生技術，利用此技術能產生近似功能性圖樣的測試圖樣，使測試圖樣與功能性圖樣所造成的壓降分佈相似。實驗結果顯示利用此技術產生的測試圖樣，測試圖樣數量增加以及錯誤涵蓋率遺失都很小。

In general, power dissipation in test mode is higher than that in functional mode due to high switching activity. Severe IR drop caused by high power dissipation needs to be avoided because it may increase gate delay. Test environment with high power dissipation is too strict so that it may fail a good chip and then cause an overkill.
Several low-power testing researches have been proposed to avoid from overkill by reducing switching activity. However, reducing too much switching activity may lead test environment to become loose. A test with loose environment may pass a faulty chip and then cause a test escape.
This thesis proposed an IR drop aware test pattern generation technique. The functional-like test patterns generated with the proposed technique induced similar IR drop distributions to those induced by functional patterns. Experimental results showed that pattern count inflation, caused by applying the proposed technique, was very small, and had very low coverage loss.

口試委員會審定書 #
誌謝 i
中文摘要 iii
ABSTRACT iv
目錄 v
圖目錄 vii
表目錄 ix
Chapter 1 緒論 1
1.1 研究背景與文獻探討 1
1.2 動機 2
1.3 提出的方法簡介 3
1.4 貢獻 3
1.5 論文架構簡介 3
Chapter 2 預備知識 5
2.1 雙圖樣測試 5
2.1.1 Launch-on-Capture(LoC) 5
2.1.2 Launch-on-Shift(LOS) 6
2.2 改良節點分析(Modified Nodal Analysis, MNA) 7
Chapter 3 提出的方法 9
3.1 整體流程 9
3.2 壓降分佈的估計 9
3.2.1 電源網路(Power Network)模型 9
3.2.2 計算標準元件造成的壓降的流程 10
3.2.3 計算標準元件造成的壓降 10
3.2.4 簡化計算標準元件造成的壓降 11
3.2.5 加速計算標準元件造成的壓降 12
3.2.6 圖樣造成的壓降分佈估計 14
3.2.7 驗證提出的壓降分佈差異成本函數 15
3.3 考慮壓降分佈的測試圖樣產生技術 17
3.4 位元翻轉技術 17
3.4.1 找出最近似的具代表性的功能性圖樣 18
3.4.2 輸入端優先權的決定 21
3.4.3 輸入端的翻轉 22
3.4.4 翻轉後結果的保留或回復 22
Chapter 4 實驗結果 24
4.1 測試圖樣產生結果比較 24
4.2 位元翻轉前後壓降分佈差異成本 25
4.3 位元翻轉前後WSA比較 30
4.4 位元翻轉前後壓降分佈圖比較 35
Chapter 5 結論 38
參考文獻 39

[1]X. Wen, Y. Yamashita, S. Mrishima, S. Kajihara, L.T. Wang, K.K. Saluja and K. Kinoshita, "Low-capture-power test generation for scan-based at-speed testing," Proc. International Test Conference, 2005, pp. 1019-1028.
[2]S Remersaro, X. Lin, Z. Zhang, S. M. Reddy, I. Pomeranz, J. Rajski, “Preferred fill: A scalable method to reduce capture power for scan based designs”. Proc. International Test Conference, 2006, pp. 1-10.
[3]Y. Bonhomme, P. Girard, L. Guiller, C. Landrault, S. Pravossoudovitch, “A gated clock scheme for low power scan testing of logic ICs or embedded cores”, Asian Test Symposium, 2001, pp.253-258.
[4]Chakravadhanula, K.; Chickermane, V.; Keller, B.; Gallagher, P.; Narang, P.; , "Capture power reduction using clock gating aware test generation," in Proc. International Test Conference, Nov. 2009, pp. 1–9
[5]H. Fujiwara, T. Shimono, “On the Acceleration of Test Generation Algorithms “, Transactions on Computers, 1983, pp.265-272.
[6]P. Goel, “An Implicit Enumeration Algorithm to Generate Tests for Combinational Logic Circuits”, Transactions on Computers, 1981, pp. 215-222.
[7]J. P. Roth, “Diagnosis of Automata Failures: A Calculus and a Method”, IBM Journal of Research and Development, vol. 10, no. 4, July 1966, pp278-291.
[8]P. M. Rosinger, B. M. Al-Hashimi, and N. Nicolici, "Scan Architecture with Mutually Exclusive Scan Segment Activation for Shift and Capture Power Reduction", Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2004, pp. 1142-1153.
[9]K.-J. Lee, S.-J. Hsu and C.-M. Ho, "Test Power Reduction with Multiple Capture Orders", Asian Test Symposium, 2004, pp. 26 - 31.
[10]Y. Zorian, “A Distributed BIST Control Scheme for Complex VLSI Devices”, in Proc VLSI Test Symp. 1993, pp. 4-9.
[11]S. Ravi., “Power-Aware Test: Challenges and Solutions.” In Proc. International Test Conference, page Lecture 2.2, 2007.
[12]J. Saxena, “A Case Study of IR-Drop in Structured At-Speed Testing.” In Proc. International Test Conference, pp. 1098-1104, 2003.
[13]W. Li, S. M. Reddy, I. Pomeranz., “On Reducing Peak Current and Power During Test.” In Proc. IEEE Comp. Society Annual Symp. on VLSI, pp. 156-161, 2005.
[14]I. Pomeranz, “On the Generation of Scan-based Test Sets with Reachable States for Testing under Functional Operation Conditions”, Design Automation Conference, 2004, pp. 928-933.
[15]I. Pomeranz, S. M. Reddy, “Generation of Functional Broadside Tests for Transition Faults”, Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2005.
[16]Teng-teng Zhang, and Duncan M. (Hank) Walker, “Power Supply Noise Control in Pseudo Functional Test,” IEEE VLSI Test Symp., 2013