|
參考文獻
[1]Robert A.Ashton, “Verification Structures for Transmission Line Pulse Measurements,” IEEE TEANS. SEMI MANU.,Vol.16,PP. 194-198,May2003. [2]J.Barth,K.Verhaege, Leo G.. Henry and John Richner, “TLP Calibrations , Correlation ,Standards and New Techniques”, in proc. EOS/ESD Symp. ,pp.85-96,2000. [3]C.H.Dfaz , T.E.Kopley, and P.J.Marcoux, “Building-in ESD/EOS reliability for Sub-Halfmicron CMOS Processes, “IEEE Trans. Electron Devices, vol. 43,pp.991-999,June1996 [4] MIL-STD-883E, Method 3015.7, 1989. [5]OPTOELECTRONICS AND PHOTONICS Pnnciples and Practice S.O.Kasap [6]Albert Z.Wang ,Chen H.Tsay and Qing W.Shan, “A Novel Dual-Direction IC ESD Protection Device” ,Proceedings of 7th IPFA’99 ,Singapore,pp151-155 [7]JEDC STANDARD JESD22-A114-B “Electroststic Discharge(ESD) Sensitivity Testing Human Body Model(HBM).” JEDEC SOLID [8]JEDC STANDARD JESD22-A114-B “Electroststic Discharge(ESD) Sensitivity Testing Machine Model(MM).” JEDEC SOLID STSTE TECHNOLOGY ASSOCITION, June 2000STSTE TECHNOLOGY ASSOCITION, June 2000 [9]柯明道,陳東暘 “次微米互補式金氧半積體電路之靜電防護”.CCL TECHNICAL JOURMAL 9.5.,pp.85-96 1997. [10]李文明, “ 功率MOS元件ESD破壞可靠性分析之研究”大葉大學,2000 [11]朱季齡, “ 功率MOS元件ESD保護電路設計之研究”大葉大學,2000 [12]黃致遠, “ 靜電放電保護電路設計與鎖效應防制之研究”大葉大學,2002 [13]工業技術研究院,“ ATLP System Model 4282 使用手冊”,2004
|