臺灣博碩士論文加值系統

在許多無線生醫元件及感測網路應用中，於合理範圍內具高傳輸速率（超過1 MHz）及低功率消耗之射頻傳輸器是極為重要的。其中一例為用於醫療診斷及監測之可殖入或可吞嚥之微型化元件，如內視膠囊系統。一旦入腹，膠囊大小之元件補捉人體內部之影像並經由無線連結方式將所收集之資料作傳輸。此外，整顆膠囊包含傳輸器在內必須運作在一非常有限的能源供應下。因此，達到能源有效利用及高資料傳輸率的通訊是傳輸器之主要設計動機。
文中將描述一應用於免執照ISM頻帶包含433MHz，868MHz，915MHz，2.4GHz及醫療用MICS頻帶之402-405MHz，並適用於較高資料傳輸率之遙測及感應系統之整合式低功率傳輸器。此傳輸器採頻率鍵移傳輸形式並支援多模組頻率偏移，範圍包含350 kHz到 4.3 MHz。類比架構方面包含了一類比調頻器，一寬頻混波器，一頻率合成器暨兩級環形壓控振盪器及功率放大驅動電路。其中混波器及環形振盪器為所提出之新架構。為節省較多的晶片面積，本傳輸器無任何電感的使用。
在合理之輸出功率至一五十歐姆電阻負載的情況下，操作於400MHz頻帶之傳輸器消耗了8.4毫安培之電流暨1.5伏之直流供應電壓；操作於900MHz頻帶下，消耗了10.4毫安培之電流暨1.8伏直流電壓供應；而操作於2.4GHz頻帶下時，則消耗了12.9毫安培之電流暨1.8伏直流供應電壓。晶片為0.18微米互補金氧半導體製程，佔用面積為1.6X1.9mm2。

Chapter 1 Introduction 1
1.1 Motivation 1
1.2 Thesis Overview 3
Chapter 2 Fundamentals of Wireless Transmission System 5
2.1 Communication Basics 5
2.2 Modulation And Detection 6
2.3 Frequency Modulation Transmission 7
2.4 Frequency Shift Keying Modulation 10
2.5 Summary 11
Chapter 3 FSK Modulation Transmitter 13
3.1 Analog Modulator 15
3.1.1 FM Differential Equation 15
3.1.2 Active-RC Integrator 17
3.1.3 Modulator Behavior Simulation Results 24
3.2 Broadband Mixer 27
3.3 Frequency Synthesizer 33
3.3.1 PLL Basics and Modeling 33
3.3.2 Voltage-Controlled Oscillator 35
3.3.3 High Frequency Buffer 41
3.3.4 CML Divider 43
3.3.5 Programmable Divider 45
3.3.6 PFD and Charge Pump 49
3.3.7 Loop Filter 51
3.4 Summary 錯誤! 尚未定義書籤。
Chapter 4 Measurement Results 55
4.1 Testing Setup 55
4.2 Power Domains Configuration 56
4.2.1 Chip Layout 56
4.2.2 Power Supply Generation 57
4.3 Printed Circuit Board 58
4.4 Experimental Results 59
4.4.1 Analog Modulator 59
4.4.2 Voltage Control Oscillator 60
4.4.3 Transmitter Output 62
Chapter 5 Conclusions and Future Works 67
5.1 Conclusions 67
5.2 Future works 67

[1]H. Darabi, B. Ibrahim, and A. Rofougaran, “An analog GFSK modulator in 0.35-um CMOS,” IEEE J. Solid-State Circuits, vol. 39, pp. 2292–2296, Dec. 2004.
[2]D. Zheng, X. Jin et al., “A quad 3.125 Gb/s/channel transceiver with analog phase rotators,” ISSCC Dig. Tech. Papers, vol. 1, 3-7, pp. 70–446, Feb. 2002.
[3]D. T. Hess, “FM differential equation,” Proc. IEEE, vol. 54, pp. 1089. Aug. 1966.
[4]E. Vannerson and K.C. Smith, “Fast amplitude stabilization of an RC oscillator,” IEEE J. Solid-State Circuits, vol. 9, pp. 176–179, Aug. 1974.
[5]C. D. Holdenried, M.W. Lynch, and J.W. Haslett, “Modified CMOS Cherry-Hooper amplifiers with source follower feedback in 0.35-um technology,” European Solid-State Circuits Conference (ESSCIRC), pp. 553 – 556, Sept. 2003.
[6]J. Abbott, C. Plett, and J.W.M. Rogers, “A 15 GHz, 1.8V, variable-gain, modified Cherry-Hooper amplifier,” Custom Integrated Circuits Conf., pp. 645 – 648. Sept. 2005.
[7]H. Q. Liu, W. L. Goh, and L. Siek, "A 0.18-um 10-GHz CMOS ring oscillator for optical transceivers," IEEE Internation Symposium on Circuit and Systems, vol. 2, pp. 1525-2528, May 2005.

[8]W. H. Tu, J. Y. Yeh, H. C. Tsai and C. K. Wang, “A 1.8V 2.5-5.2 GHz CMOS Dual-input Two-stage Ring VCO,” IEEE AP-ASIC, pp. 134–137. Aug. 2004.
[9]C. S. Vaucher, I. Ferencic, M. Locher, S. Sedvallson, U. Voegeli, and Z. Wang, “A Family of Low-Power Truly Modular Programmable Dividers in Standard 0.35-μm CMOS Technology,” IEEE J. Solid-State Circuits, vol. 35, no. 7. pp. 1039-1045, July 2000.
[10]B. Razavi, RF Microelectronics, Upper Saddle River, NJ: Prentice Hall, 1998.
[11]V. Peiris et. al., "A 1 V 433/868MHz 25 kb/s-FSK 2kb/s-OOK RF transceiver SoC in standard digital 0.18um CMOS," ISSCC Dig. Tech. Papers, vol. 1, 6-10, pp. 258–259, Feb. 2005.
[12]B. Razavi, “Design of Integrated Circuits for Optical Communications,” McGRAW-HILL, International Edition 2003.
[13]B. Razavi, Design of Analog CMOS Integrated Circuits, McGraw-Hill, 2000.
[14]J. G. Maneatis, “Low-jitter process-independent DLL and PLL based on self-biased techniques,” IEEE JSSC, pp. 1723-1732, Nov. 1996.
[15]A. Maxim, “A -86dBc References Spurs 1-5GHz 0.13μm CMOS PLL Using a Dual-Path Sampled Loop Filter Architecture,” IEEE Symposium on VLSI Circuits, pp. 248-251, June 2005.
[16]LT3020 - 100mA, Low Voltage, Very Low Dropout Linear Regulators Data Sheet, 2004.
[17] T. B. Cho et. al., “A 2.4-GHz Dual-Mode 0.18-um CMOS Transceiver for Bluetooth and 802.11b,” IEEE J. Solid-State Circuits, vol. 39, no. 11. pp. 1916-1926, Nov. 2004.
[18] P. Quinlan et. al., “A Multimode 0.3–200-kb/s Transceiver for the 433/868/915-MHz Bands in 0.25-um CMOS,” IEEE J. Solid-Statek Circuits, vol. 39, no. 12. pp. 2297-2310, Dec. 2004.