臺灣博碩士論文加值系統

本篇論文描述一個應用於全數位鎖相迴路之數位控制振盪器（DCO）的架構與設計，運用新架構的方式，去改善傳統架構數位控制振盪器（DCO）的缺點，使本電路具有較佳的線性度、較好的振盪波形、較小的Jitter，並可振盪出較高的頻率。本新架構之數位控制振盪器（DCO）擁有14-bit的數位控制字元，使用的是TSMC 0.35um 1P4M的製程，操作電壓3V。
模擬結果顯示，擁有14-bit的數位控制振盪器（DCO），操作在數位控制字元0 ~ 16383時，頻率範圍為860 MHz ~ 1.328 GHz，其在中心頻率1.1 GHz時Jitter為0.13 ps，最小位元解析度（LSB resolution）為22.5 fs。

This thesis describes the architecture and design of digitally controlled oscillator（DCO） for all-digital phase-locked loop（ADPLL）, which uses a novel structure to improve the drawback of the traditional DCO structure. The proposed DCO design has characteristics of superior linearity, better oscillatory waveform, smaller Jitter, and higher oscillatory frequency. The novel DCO has a 14-bit digitally controlled word and is implemented by the TSMC 0.35μm 1P4M technology. The supply voltage is 3V.
The simulation results show 14-bit resolution of DCO. When DCO operates with digitally controlled words of 0 ~ 16383, the frequency range is 860 MHz ~ 1.328 GHz. The jitter is 0.13 ps at a center frequency of 1.1GHz. The least significant bit resolution（LSB resolution）is 22.5 fs.

目錄
摘要………………………………………………………………Ⅰ
Abstract…………………………………………………………Ⅱ
目錄………………………………………………………………Ⅲ
圖目錄……………………………………………………………Ⅵ
表目錄……………………………………………………………Ⅷ
第一章 緒論 …………………………………………………………1
1.1 研究動機 ……………………………………………………1
1.2 研究方法與流程 …………………………………………2
1.3 內容大綱 ….………………………………………………2
第二章 全數位鎖相迴路簡介 …………………………………………3
2.1 鎖相迴路的種類 ………………………………………………3
2.2 全數位鎖相迴路(All Digital Phase-Locked Loop) …………3
2.2.1 系統架構概說…………………………………………4
2.2.2 系統流程…………………………………………………5
2.3 Motorola之全數位鎖相迴路…………………………………5
2.3.1 Motorola之系統架構概說…………………………………6
2.3.2 Motorola之系統流程…………………………………7
2.3.2.1頻率獲取（Frequency acquisition）……………………8
2.3.2.2 相位獲取（Phase acquisition）…………………8
2.3.2.3頻率維持和相位維持…………………………………9
2.3.3 二元搜尋法………………………………………………9
第三章 數位控制振盪器（Digitally Controlled Oscillator；DCO）……12
3.1 數位控制振盪器（DCO）之簡介……………………………12
3.2 傳統數位控制振盪器一………………………………13
3.3 傳統數位控制振盪器二……………………………17
3.4 傳統數位控制振盪器三…………………………………23
3.5 傳統數位控制振盪器四………………………………… 27
第四章 新架構的數位控制振盪器（DCO）………………………… 32
4.1 新架構的數位控制振盪器（DCO）……………………………32
4.1.1 電路架構與操作原理…………………………………32
4.1.2 最小位元解析度（LSB Resolution）……………………35
4.1.3 數位控制字元對應輸出頻率曲線圖和輸出波形……36
4.2 傳統架構在數位控制字元小時的缺點……………………39
4.3 新架構改善在數位控制字元小時之缺點的原因……………42
4.4 傳統架構最大輸出訊號頻率的決定因素…………………43
4.5 新架構最大輸出訊號頻率較高的原因………………………45
4.6 傳統架構線性度不佳的原因…………………………………48
4.7 新架構改善線性度的原因……………………………………51
4.8 各家數位控制振盪器（DCO）之比較…………………………53
第五章結論……………………………………………………………….55
參考文獻………………………………………………………………….56
附錄A…………………………………………………………………59

[1] Jim Dunning, Gerald Garcia, Jim Lundberg, and Ed Nuckolls, “An ALL-Digital Phase-Locked Loop with 50-cycle Lock Time Suitable for High Performance Microprocessors,” IEEE Journal of Solid-State Circuits, Vol.30, no.4, pp.412-422, Apr. 1995.
[2] Shyh-Jye Jou, Ya-Lan Tsao and I-Ying Yang. “An All Digital Phase-Locked Loop with Modified Binary Search of Frequency Acquisition,” Electronics, Circuits and Systems, 1998 IEEE International Conference on, vol.2, pp. 195-198, 1998.
[3] Jen-Shiun Chiang and Kuang-Yuan Chen, “The Design of an All-Digital Phase-Locked Loop with Small DCO Hardware and Fast Phase Lock,” IEEE Transactions On Circuits and Systems-Ⅱ: Analog And Digital Signal Processing, vol.46, NO.7 July 1999.
[4] Kuo-Hsing Cheng and Yu-Jung Chen, “ A Novel All Digital Phase Locked Loop（ADPLL）with Ultra Fast Locked Time and High Oscillation Frequency, ”Dept. of Electrical Engineering, Tarnkam University, TaipeiHsien,Taiwan ,R.O.C,2001 IEEE.
[5] Jin-Jer Jong, Chen-Yi Lee, ”A Novel Structure for Portable Digitally Controlled Oscillator,” Dept. of Electronics Engineering, National Tung University,1001, University Road, Hsinchu 300, Taiwan, R.O.C, 2001 IEEE.
[6] Lai-Kan Leung, Cheong-Fat Chan, and Oliver Chiu-Sing Choy, “A GIGA-HERTZ COMS DIGITAL CONTROLLED OSCILLATOR,” Department of Electronic Engineering, The Chinese University of Hong Kong, 2001 IEEE.
[7] EPFL Swiss Federal Institute of Technology, “Low-Power Digital PLL with One Cycle Frequency Lock-In Time for Clock Syntheses up to 100 MHz Using 32,768 Hz Reference Clock,” Department of Electrical Engineering, DE-LEG, 1015 Lausanne, Switzerland, 1996 IEEE.
[8] Terng-Yin Hsu, Bai-Jue Shieh, and Chen-Yi Lee, ”An All-Digital Phase-Locked Loop（ADPLL）-Based Clock Recovery Circuit,” IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 34, NO. 8, AUGUST 1999
[9] S. R. Abdollahi, S. Kiaei, B. Bakkaloglu, S. M. Fakhraie, R. anvari and S. E. Abdollahi, “AN ALL-DIGITAL PROGRAMMABLE DIGITALLY- CONTROLLED-OSCILLATOR（DCO）FOR DIGITAL WIRELESS APPLICATIONS,” University of Tehran, 2002 IEEE.
[10] Thomas Oisson and Peter Nilsson, “An all-Digital PLL Clock
Multiplier,” Dept. of Electroscience, Lund University.
[11] David J. Foley, and Michael P. Flynn, “CMOS DLL-Based 2-V 3.2-ps Jitter 1-GHz Clock Synthesizer and Temperature-Compensated Tunable Oscillator,” IEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 36, NO. 3, MARCH 2001.
[12] Heung-Gyoon Ryu and Hyun-Seok Lee, “ANALYSIS AND MINIMIZATION OF PHASE NOISE OF THE DIGITAL HYBRID PLLL FREQUENCY SYNTHESIZER,” IEEE Transactions on Consumer Electronics, Vol. 48, No. 2, MAY 2002.
[13] Takamoto Watanabe and Shigenori Yamauchi, “An All-Digital PLL for Frequency Multiplication by 4 to 1022 With Seven-Cycle Lock Time,” IEEEJOURNAL OF SOLID- STATE CIRCUITS, VOL. 38, VOL. 38, NO. 2, FEBRUARY 2003.
[14] G. B. Lee, P. K. Chan and L. Siek, “A COMS Phase Frequency Detector for Charge Pump Phase-Locked Loop,” Nanyang Technological University, School of Electrical University, 1999 IEEE.
[15] Won-Hyo Lee, Jun-Dong Cho, Sung-Dae Lee, “A High Speed and Low Power Phase-Frequency Detector and Charge-pump”, Asia and South Pacific -Design Automation Conference, pp.269 -272 , 1999.
[16] Chi-Cheng Cheng, “The Analysis and Design of All-Digital Phase-Locked Loop（ADPLL）,” Master Thesis, National Chiao Tung University, 2001.
[17] 黃嘉慶, “The Design and Analysis of the All-Digital CMOS Delay-Locked Loop,” Master Thesis, National Chung Hsing University, 2000.
[18] 游榮豪, “High Speed All Digital Phase-Locked Loop,” Master Thesis, National Chung Hsing University, 2001.
[19] 郭隆質, “1.5V 900MHz CMOS Phase Locked-Loop,” Master Thesis, National Chung Hsing University, 2000.
[20] Neil H. E. Weste and Kamran Eshraghian, “Princhples of CMOS VLSI Design : A Systems Perspective 2/E,” 2000.
[21] 鄭為全, “Analysis and Design of the All-Digital Phase-Locked Loop, Master Thesis,” National Taiwan University ,1997.
[22] 陳光原, The Design and Implementation of a 3.3v 400MHz All Digital Phase-Locked Loop, Master Thesis, Tamkung University,1997.
[23] 楊怡英, The implementation and analysis of an All Digital Phase Locked-Loop, Master Thesis, National Central University,1997
[24] 盛鐸, An All Digital Phase Locked-Loop(ADPLL) with Fast Lock-In Time─Analysis, Implementation and Application, Master Thesis, National Chung Cheng University, 1999
[25] 許騰尹, The Study of All Digital Phase Locked-Loop(ADPLL) and its Applications, Dissertation Thesis, National Chiao Tung University, 1999
[26] T.-Y. Hsu, B.-J. Shieh, and C.-y. Lee,“An all-digital phase-locked loop (ADPLL)-based clock recovery circuit,”IEEE J. of Solid-State Circuits, vol.34,no. 8, pp. 1063~1073, August 1999.
[27] 曹亞嵐, All Digital Phase Locked-Loop, Master Thesis, National Central University, 1996.
[28] Roland E. Best, Phase-Locked Loop : Design, Simulation, & Applications, Third Edition, McGraw-Hall Inc., 1993.