|
[1]Hiroshi Kitajima Yoshimi Shiramizu “Requirements for Contamination Control in the Gigabit Era’’ IEEE Transactions on Semiconductor Manufacturing, VOL. 10, NO. 2, MAY 1997 [2]Nguyen, T.Q., Fontaine, H., Borde, Y. andJacob,V., “Identification and quantification of FOUP molecular contaminants inducing defects in integrated circuits manufacturing.” Microelectronic Engineering Volume 105, May 2013, Pages 124–129 [3]International Technology Roadmap for Semiconductors (ITRS), 2011 Edition. [4]Tokunaga, K. ; Koiwa, A. ; Suzuki, N. ; Takeda, K. ; Makabe, K. ; Nishihara, S. ; Koike, A., “FOUP mini-environment contamination control optimizing nitrogen purging” IEEE International Symposiumon Semiconductor Manufacturing 30 Sept.-2 Oct. 2003 Pages 463–466 [5]Gil Joo Song, Sung Min Hwang, Soo Jong Koo, Hyoung Ryeun Kim, Hee Chang Jang,Jeong Hoon Hong, Hyun Yul Park, Euiji Choi, Jin Young Kim, Tae Yong Noh,Eungsun Lee, Seoung-Kyo Yoo Eungsun Lee, Seoung-Kyo Yoo “Evaluation of Hindrance to the Growth of SiN Passivation Layer by Contamination of Fluoride Ions in Front Opening Unified Pod (FOUP)’’ Volume 15, No. 5, October 2015, Pages 2175-2183 [6]Kamoshima, T., Fujii, Y., Noguchi, T., Saeki, T., Takata, Y., Ochi, H., and Koiwa, A., “Controlling Ambient Gas in Slot-to-Slot Space Inside to Suppress Cu-Loss After Dual Damascene Patterning”IEEE Transactions on Semiconductor Manufacturing 2008;21:573-7. [7]Arnaud Favre, Julien Bounouar, Sylvain Rioufrays, Emmanuelle Veran Sandrine André, Kristell Courouble, Pascal Decamps, Marilyn Rojat, Jean-François Houé, Frédérique Trenteseaux “Yield enhancement through new solutions for queue time containment“ IEEE Semiconductor Manufacturing (ISSM), 2008 International Symposium on 27-29 Oct. 2008 Page(s) 255 - 257 [8]Xu Zhang ,Chen-guang Gai , and Jun Huang Shanghai Huali “Optimization of PET (Post Etch Treatment) steps to enlarge queue time anddecrease defect counts in Ultra low-k material AIO (All in One) etch processes“ IEEE Semiconductor Technology International Conference (CSTIC), 2015 China 15-16 March 2015 Page(s) 1 - 4 [9]Chung Wen Hung, “Dynamic Analysis Airflow and Concentration in FOUP/LPU Minienviroment System for 300mm Wafer Manufacturing [10]Hu S, Wu T. “ Experimental study of airflow and particle characteristics of a 300-mm POUP/LPU minienvironment system ”. IEEE Trans Semicond Manuf 2003;16:660-7. [11]Jürgen Frickinger, Jürgen Bügler, Gerhard Zielonka, Lothar Pfitzner, Heiner Ryssel, Susanne Hollemann, and Heinz Schneider “Reducing Airborne Molecular Contamination by Efficient Purging of FOUPs for 300-mm Wafers—The Influence of Materials Properties ” IEEE Transactions on Semiconductor Manufacturing, Vol. 13, No. 4, November 2000 [12]Howard Tsao, Tuung Luoh, Ling-Wu Yang, Tahone Yang, Kuang-Chao Chen, Chih-Yuan Lu “ FOUP Environment Control and Condense Reduction-Yiting Kuo” IEEE e-Manufacturing & Design Collaboration Symposium 2012 4-4 Sept. 2012 Page(s) 1 - 2 [13]Yan-Ming Ruan, “sing Laser Flow Visualization Technique to Investigate the Flow Patterns of a FOUP/LPU during FOUP Door Opening Processes” [14][7]Wang HP, Kim SC, Liu B. Advanced FOUP purge using diffusers for FOUP door-off application. 25th Annual SEMI Advanced Semiconductor Manufacturing Conference (ASMC 2014) 2014:120-4 [15]Yi Han Tang, “integrating purge system and clean dry air (CDA) curtain in the nano-contamination control for the sub-20 nm semiconductor manufacturing processes: FOUP door off critical scenario“ [16]Yung-Tang Yang, “integrating purge system and clean dry air (CDA) curtain in the nano-contamination control for the sub-20 nm semiconductor manufacturing processes: FOUP door off critical scenario“ [17]H. Fontainea, H. Feldisb, A. Danela, S. Cetrea and C. Ailhasa, “Impact of the Volatile Acid Contaminants on Copper Interconnects Electrical Performances” ECS Transactions, Vol. 25, issue 5 pages 79-86
|