參考文獻
[1] Chu, Y. F.,“The Inventory Management Model for Control and Dummy Wafers,”Master Thesis, National Chiao Tung University, Hsin-chu, Taiwan, 1998
[2] Chen, H. C.,“Downgrading Management for Control and Dummy Wafers,”Journal of the Chinese Institute of Industrial Engineers, Vol. 17, No. 4, pp.437-449
[3] Chen, H. C., “Control and Dummy Wafers Management,”P.h.d. Thesis, National Chiao Tung University, Hsin-chu, Taiwan, 2003
[4] CPLEX, User’s Manual, ILOG CPLEX7.1, 2001
[5] Foster, B., Meyersdorf, D., Padillo, J. M. and Brenner, R.,“Simulation of Test Wafer Consumption in a Semiconductor Facility,”IEEE/SEMI Advanced Semiconductor Manufacturing Conference and Workshop, pp. 298-302, 1998
[6] Goldberg, D. E. Genetic Algorithm in Search, Optimization and Machine Learning, Addison Wesley, New York,1989
[7] Wren, A. and Wren, D. O.“A Genetic Algorithm for public Transport Driver Scheduling,”Computers Operations Research, Vol.22, No.1, pp.101-110,1995
[8] Man, K. F., Tang, K.S. and Kwong, S. Genetic Algorithms, Springer, New York, pp.1-33,1999
[9] Winston, P. H., Artificial Intelligence. Addison-Wesley, USA, 1992, ch. 25, pp. 520-527
[10] Randy, L. and Ellen, S., Practical Genetic Algorithms, Wiley, New York, pp.25-48, 1998
[11] Popovich, S. B., Chilton, S. R. and Kilgore, B.,“Implementation of a Test Wafer Inventory Tracking System to Increase Efficiency in Monitor Wafer Usage,”Processing of IEEE/SEMI Advanced Semiconductor Manufacturing Conference, pp. 440-443, 1997
[12] Watanabe, A., Kobayashi, T., Egi, T., and Yoshida, T.,“Continuous and Independent Monitor Wafer Reduction in DRAM fab,”IEEE International Symposium Semiconductor Manufacturing Conference Proceedings, pp.303-306, 1999
[13] Wong, C. Y. and Hood, S. J.,“Impact of Process Monitoring in Semiconductor Manufacturing,”IEMT Symposium Electronics Manufacturing Technology Symposium, Low-Cost Manufacturing Technologies for Tomorrow’s Global Economy Proceedings, Sixteenth IEEE/CMPT International, Vol. 1, pp.221-225, 1994
[14] Wang, M. H.,“The Determination of Inventory Levels of Control Wafers in Wafer Fabrication,”Master Thesis, National Chiao Tung University, Hsin-chu, Taiwan, 1998
[15] 吳靜瑩,「於擴散區加入控片考量之派工模式之構建」,交通大學工業工程與管理系碩士論文﹙1997﹚[16] 呂坤樹,「晶圓廠控擋片降轉決策」,交通大學工業工程與管理系碩士計劃書﹙2002﹚[17] 蘇木春、張孝德,「機器學習類神經網路、模糊系統以及基因演算法則」,全華,pp.9-2∼9-31,2000
[18] 林永龍,「晶圓製造廠爐管區之控擋片存量控制模式設計」,交通大學工業工程與管理系碩士論文﹙1999﹚[19] 劉俊濱,「半導體晶圓廠控片規劃研究」,清華大學工業工程與工程管理系碩士論文﹙2001﹚